Siemens Advances Intelligent Custom IC Verification Platform with New, AI-powered Solido Design Environment
July 10, 2023 | SiemensEstimated reading time: 3 minutes

Siemens Digital Industries Software introduced Solido™ Design Environment software – an artificial intelligence (AI)-powered, cloud-ready integrated circuit (IC) design and verification solution that can help design teams meet and exceed increasingly aggressive power, performance, yield and reliability requirements while helping to dramatically speed time to market.
IC engineering teams must increasingly adapt to a new era of substantially higher design complexity driven by demand for compelling, highly differentiated applications across industries including wireless, automotive, high-performance computing (HPC), and internet-of-things (IoT). Siemens’ new Solido Design Environment software has been developed to help circuit designers address this challenge, delivering a unified approach for custom IC design and verification that can help designers to achieve high overall design quality and reduce time-to-market, while optimizing for these inter-dependent tradeoffs.
The newest addition to Siemens’ intelligent custom IC verification platform, the Solido Design Environment software, features AI technology and cloud deployment readiness. The Solido Design Environment software provides a single, comprehensive cockpit that handles nominal and variation-aware analysis, including SPICE-level circuit simulation setup, measurements and regressions, as well as waveforms and statistical results analysis.
Using AI technology, the solution can help users identify optimization paths to improve circuit power, performance, and area, as well as to perform production-accurate statistical yield analysis at a fraction of runtime compared to brute-force methods. It also features new Additive Learning technology that assists in significantly boosting performance for design and verification teams, producing smarter and faster AI decisions and analysis using retained AI models. With these advanced capabilities, the Solido Design Environment software can help to achieve verification accuracy up to 6 sigma and higher yield at speeds orders of magnitude faster than brute-force Monte Carlo, while helping to significantly improve coverage and accuracy.
“Semiconductor content is growing dramatically in a multitude of applications,” said Amit Gupta, vice president and general manager of the Custom IC Verification division at Siemens Digital Industries Software. "Engineering teams must adapt to higher design complexity and increasing variation effects, while meeting power, performance, area, and yield targets. With cutting-edge AI technology for signoff variation analysis seamlessly integrated into an intelligent, cloud-ready design environment, Solido Design Environment software represents a breakthrough for custom IC design, providing disruptive advantages for standard cell, memory, and analog IP design teams.”
Early customers are experiencing significant benefits. Using the new solution, SK hynix Inc., a top tier global provider of advanced memory and sensor technologies, significantly reduced the time it takes for them to go from initial design to production. “Verification accuracy and turnaround time are key factors in our design flow, as we create the next generation of memory technology,” said Mr. Do Chang-Ho, head of Computer Aided Engineering at SK hynix. “Siemens’ Solido Design Environment software has delivered brute force-accurate variation analysis coupled with powerful and easy-to-use design optimization, which has significantly reduced the time it takes for us to go from initial design to production.”
Other industry leaders on Solido Design Environment
“The Solido Design Environment software is a clear example of how Siemens EDA listens to their users and develops solutions that empower users to achieve better results,” said Sam Bagwell, director of US Design Services for Forza Silicon (AMETEK, Inc.). “Our designers use Solido Design Environment software as their simulation environment when custom designing state-of-the-art, low-noise, high-resolution, ultra-high speed CMOS image sensors for a wide range of applications including cinematography, machine vision, automotive, AR/VR, and more. We have had an outstanding experience with the solution, due to its productivity-boosting design workflows, intuitive results visualization, and excellent user support.”
“We have been using the Solido Design Environment software in our production custom design methodology, and it has exceeded our expectations,” said Patrick Camilleri, co-founder and vice president of Engineering at Crypto Quantique. “Thanks to the solution’s flexibility to adapt to our use models, we were able to integrate it into our existing methodology with ease and take advantage of its tool-assisted workflow capabilities to boost our design efficiency.”
“Solido Design Environment’s variation-aware verification capabilities have significantly benefited our design flow," said Randy Caplan, chief executive officer for Silicon Creations. "Its ability to quickly and accurately identify potential issues at high sigma, as well as to provide insights on optimizing our designs to work at a high degree of robustness, have been helpful to designers as we continue to provide world-class design IP to our customers.”
Suggested Items
Bridging the Gap Between PCB Designers and Fabricators
04/03/2025 | Stephen V. Chavez, Siemens EDAWith today’s advanced EDA tools, designing complex PCBs in the virtual world does not necessarily mean they can be built in the real world. This makes the relationship between a PCB designer and a fabricator pivotal to the success of a project. In keeping with solid design for manufacturing (DFM) practices, clear and frequent communication is needed to dial and lock in design constraints that meet expectations while addressing manufacturing concerns.
IPC APEX EXPO Newcomer: Faith DeSaulnier of TTM Technologies
04/03/2025 | I-Connect007 Editorial TeamDuring the Newcomer’s Welcome Reception at IPC APEX EXPO, the I-Connect Editorial Team spoke with several first-time attendees. The following is our interview with Faith DeSaulnier, a process engineer based at TTM Technologies’ facility in Forest Grove, Oregon.
Ansys Semiconductor Solutions Certified by TSMC for Reliable, Accurate Analysis of Evolving Chip Designs
04/03/2025 | PRNewswireAnsys announced that PathFinder-SC is certified as a new ESD analysis solution for customers designing with TSMC's N2 silicon process technology. PathFinder-SC delivers a novel verification solution that provides superior capacity and performance, easily accommodating large designs in the cloud.
Real Time with... IPC APEX EXPO 2025: Insights into PCB Design and Manufacturing with Polar Instruments
04/03/2025 | Real Time with...IPC APEX EXPOErik Bateham discusses Polar's latest book, which enhances insights for PCB designers and manufacturers. The book, "The Designer's Guide to... More Secrets of High-Speed PCBs," features a guest chapter on 2D via design modeling. Erik highlights the industry's shift towards UHDI and the challenges in measuring at micron levels.
Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
04/03/2025 | Matt Stevenson -- Column: Connect the DotsI’ve been in this industry long enough to recognize red flags in PCB designs. When designers send over PCBs that look great on the computer screen but have hidden flaws, it can lead to manufacturing problems. I have seen this happen too often: manufacturing delays, yield losses, and designers asking, “Why didn’t anyone tell me sooner?” Here’s the thing: Minor design improvements can greatly impact manufacturing yield, and design oversights can lead to expensive bottlenecks. Here’s how to find the hidden flaws in a design and avoid disaster.