Cadence Custom/Analog Design Migration Flow Accelerates Adoption of TSMC Advanced Process Technologies
September 26, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced the expansion of its node-to-node design migration flow based on the Cadence® Virtuoso® Studio, which is compatible with all TSMC advanced nodes, including the latest N3E and N2 process technologies. This generative design migration flow was developed by Cadence and TSMC to provide joint customers with a simplified and automated approach to migrating custom and analog IC designs among TSMC’s advanced process technologies. Customers already using the flow have successfully reduced migration time by up to 3X when compared with manual migration.
Virtuoso Studio facilitates the migration of schematic cells, parameters, pins and wiring from one TSMC process node to another. The Virtuoso ADE Suite’s simulation and circuit optimization environment then tunes and optimizes the new schematic to ensure the design achieves all required specifications and measurements. Cadence and TSMC customers can then automatically recognize and extract groups of devices in an existing layout, and apply them to similar groups in the new layout, using Virtuoso Layout Suite’s generative design technology.
This flow allows customers to migrate a wide range of analog designs on TSMC process technologies. TSMC process nodes supported by this flow include:
- N40 to N22
 - N22 to N12
 - N12 to N6
 - N6 to N4
 - N5 to N3E
 - N4/N5 to N3E
 - N3E to N2
 
“Many TSMC customers are looking to migrate legacy designs to TSMC advanced processes to take full advantage of the higher performance and lower power benefits that TSMC provides,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “We have worked closely with Cadence to offer our mutual customers the ability to easily migrate their valuable custom IP. These enhanced PDKs and methodologies simplify and accelerate the design migration process and speed time to market.”
“Through the expansion of our collaboration with TSMC on custom/analog process migration, our joint customers benefit from our generative technologies that make custom/analog migration simpler and less time-consuming,” said Tom Beckley, senior vice president and general manager in the Custom IC & PCB Group at Cadence. “Using our new Virtuoso Studio, we’ve developed an advanced migration flow to help our mutual customers be more productive and meet stringent time-to-market goals.”
Cadence Virtuoso Studio supports the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence.
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Nvidia’s Blackwell Chips Made in Arizona Still Head to Taiwan for Final Assembly
10/27/2025 | I-Connect007 Editorial TeamNvidia has begun production of its next-generation Blackwell GPUs in the United States, but the company still depends heavily on Taiwan to complete the process, The Register reported.
TSMC Fast-Tracks Advanced Chip Technology at Arizona Plant Amid Rising AI Demand
10/27/2025 | I-Connect007 Editorial TeamTSMC said earlier this month that it’s speeding up the rollout of its most advanced chip technology in the US because of rising AI product demand and Intel’s growing competition, The Register reported.
TSMC Reports Third Quarter EPS of NT$17.44
10/22/2025 | TSMCTSMC announced consolidated revenue of NT$989.92 billion, net income of NT$452.30 billion, and diluted earnings per share of NT$17.44 (US$2.92 per ADR unit) for the third quarter ended September 30, 2025.
Samsung Cuts 2nm Wafer Prices to Undercut TSMC
09/30/2025 | I-Connect007 Editorial TeamSamsung Electronics has lowered the price of its 2-nanometer wafers to approximately $20,000, undercutting rival Taiwan Semiconductor Manufacturing Co. (TSMC) by about one-third, Digitimes reported on September 29.
proteanTecs Announces Silicon-Proven IP on TSMC's Advanced N2P Process
09/25/2025 | BUSINESS WIREproteanTecs®, a global leader in advanced analytics for semiconductor health and performance monitoring, announced the successful silicon-proven validation of its innovative IP-based health and performance monitoring technology at TSMC’s industry-leading 2nm (N2P) process node.