Cadence Signoff Solutions Empower Samsung Foundry’s Breakthrough Success on 5G Networking SoC Design
December 1, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that Samsung Foundry successfully taped out a 5G networking SoC design on the Samsung 5LPE technology using the Cadence® Quantus™ Extraction Solution and Tempus™ Timing Solution. This accomplishment marks a turning point for Samsung Foundry where the team deployed the Cadence signoff solutions for the first time, achieving a 2X productivity boost that led to faster design closure versus its previous design methodology. The team also experienced significant power, performance and area (PPA) gains on this 120M instance design using the Cadence integrated flow.
One of the most notable aspects of Samsung Foundry’s achievement was the team’s use of the Tempus ECO Option within the Cadence Innovus™ Implementation System, which facilitated faster design convergence and closure, leading to an unprecedented reduction in project timeline. Further contributing to the productivity improvement, Samsung Foundry deployed the Tempus hierarchical static timing analysis feature, enabling hierarchical design closure while optimizing resource allocation and reducing machine and memory demands. Lastly, the Samsung team utilized Tempus and Quantus distributed technology to curtail the overall runtime for this complex design.
“The successful tapeout of our SF5A design for 5G networking was a significant milestone for our team, and the enhanced efficiency and reduced runtime afforded by the Cadence Quantus Extraction Solution and Tempus Timing Solution are a testament to the power of innovation and collaboration between the Cadence and Samsung teams,” said Sangyun Kim, Vice president and head of Foundry Design Technology Team at Samsung Electronics. “We’re committed to pushing the boundaries and leveraging the effectiveness of these signoff tools to deliver our designs to market faster, and we look forward to building upon our success for future projects and advancements.”
“The integrated Quantus Extraction Solution and Tempus Signoff Solution played a pivotal role in enabling Samsung Foundry to achieve enhanced productivity and PPA gains and time-to-market efficiencies,” said Vivek Mishra, corporate vice president in the Digital & Signoff Group at Cadence. “The most rewarding aspect of the collaboration with Samsung Foundry was seeing the team achieve their target design metrics while accelerating the time to market. We’re looking forward to continuing our work together to advance innovation.”
The Quantus Extraction Solution and Tempus Timing Solution are part of the broader Cadence digital full flow, offering a faster path to tapeout. The tools and flow support the company’s Intelligent System Design™ strategy, enabling customers to achieve SoC design excellence.
Suggested Items
Cadence, AST SpaceMobile Partner for Global Connectivity
12/04/2024 | Cadence Design SystemsCadence Design Systems, Inc. and AST SpaceMobile, Inc., the company building the first and only space-based cellular broadband network accessible directly by everyday smartphones designed for both commercial and government applications, announced their collaboration to advance AST SpaceMobile’s mission to eliminate connectivity gaps and connect people around the world with high-speed, space-based internet access.
Flex PCB Design Best Practices
12/04/2024 | Brittany Martin, I-Connect007David Lackey, a flex circuit expert at American Standard Circuits, speaks about the advantages and challenges of designing with flexible and rigid-flex PCBs. He also discusses how consulting before the design phase can save time and costs by avoiding manufacturing issues and highlights the reliability and packaging benefits of flex technology, especially for compact designs in sectors like aerospace.
The Training Connection Difference
12/04/2024 | Andy Shaughnessy, I-Connect007Bert Horner, president of The Test Connection, has recently launched The Training Connection, a new company that addresses critical training needs in test engineering and development. With a focus on essential methodologies like design for test (DFT) and IPC standards, the initiative promises to enhance the skills of professionals in the field. At PCB Carolina, Bert talked about the program, its positive reception, and the growing demand for practical, effective training solutions within the industry.
Constellis Earns 2025 Military Friendly Employer Gold Designation
12/04/2024 | PRNewswireConstellis, a leading provider of essential risk management and mission support services to government and commercial clients worldwide, announced today that the company received a Military Friendly® Employer Gold Designation for 2025.
Case Study: PCB Design Flaws Affect Product Cost
12/03/2024 | Matt Stevenson, ASC SunstoneIn the rapidly evolving aerospace industry, precision and reliability are paramount. “AeroTech Solutions” (not the company’s real name), an aerospace company specializing in satellite technology, recently faced a significant challenge that tested its operational integrity: A flaw identified in the PCB design of its latest satellite model led to unexpected delays and cost overruns.