Dan’s Biz Bookshelf: ‘Citizen Marketers: When People Are the Message’
It’s Only Common Sense: What To Do When They Won’t Answer the Phone
The Right Approach: ‘Twas the Night Before Christmas (Harley-style)
Nepes Expands IC Packaging Capabilities for the 3D-IC era with Advanced Design Flows from Siemens
March 8, 2024 | SiemensEstimated reading time: 1 minute
Siemens Digital Industries Software announced that South Korea-based nepes corporation, a global leader in Outsourced Semiconductor Assembly and Test (OSAT) services, has leveraged a range of industry-leading solutions from Siemens EDA to tackle the broad range of complex thermal, mechanical, and other IC packaging design challenges associated with developing advanced 3D-IC packages.
“nepes is committed to providing us with the most comprehensive portfolio of semiconductor packaging design and manufacturing services, to help us innovate and succeed in a market where high performance and compact form factors are critical.” said Brad Seo, vice president of SAPEON Korea’s R&D center. “By expanding nepes’ adoption and usage of Siemens’ EDA technologies for advanced packaging, we also can achieve the innovative technologies necessary to grow.”
nepes has an established track record of providing customers with world-class packaging, testing, and semiconductor assembly services for clients throughout the global electronics industry. nepes also offers packaging design services including wafer level packaging, fan-out wafer level packages, and panel level packaging.
Building on this foundation, nepes is now driving additional packaging innovation with a broad range of advanced technologies from Siemens EDA, including the Calibre® nmPlatform, which includes Calibre® 3DSTACK software, HyperLynx™ software for electrical rule checking, as well as Siemens’ industry-leading Xpedition™ Substrate Integrator software and Xpedition™ Package Designer software. Together, these Siemens technologies helped nepes provide fast and reliable design services including 2.5D/3D-based chiplet designs for the company’s growing base of global IC customers.
“Siemens is committed to delivering industry-leading semiconductor packaging technologies to supply chain partners such as nepes, which helps enable them to achieve their digitalization goals,” said AJ Incorvaia, senior vice president of Electronic Board Systems at Siemens Digital Industries Software. “As an existing partner and supplier to nepes we are pleased to extend this relationship for the advantage of our mutual customers.”
Share on:
Suggested Items
$100M Investment Will Propel Absolics, Georgia Tech’s Advanced Packaging Research
12/30/2024 | Georgia TechAs part of the CHIPS National Advanced Packaging Manufacturing Program (NAPMP), three advanced packaging research projects will receive investments of up to $100 million each.
Biden-Harris Administration Announces CHIPS Incentives Award with Amkor Technology to Bring End-to-End Chip Production to the U.S.
12/25/2024 | U.S. Department of CommerceThe Biden-Harris Administration announced that the U.S. Department of Commerce awarded Amkor Technology Arizona, Inc., a subsidiary of Amkor Technology, Inc., up to $407 million in direct funding under the CHIPS Incentives Program’s Funding Opportunity for Commercial Fabrication Facilities.
Effects of Advanced Packaging and Stackup Design
12/26/2024 | I-Connect007 Editorial TeamKris Moyer teaches several PCB design classes for IPC and Sacramento State, including advanced PCB design. His advanced design classes take on some really interesting topics, including the impact of a designer’s choice of advanced packaging upon the design of the layer stackup. Kris shares his thoughts on the relationship between packaging and stackup, what PCB designers need to know, and why he believes, “The rules we used to live by are no longer valid.”
The Knowledge Base: The Era of Advanced Packaging
12/23/2024 | Mike Konrad -- Column: The Knowledge BaseThe semiconductor industry is at a pivotal juncture. As the traditional scaling predicted by Moore's Law encounters significant physical and economic barriers, transistor density can no longer double every two years without escalating costs and complications. As a result, the industry is shifting its focus from chip-level advancements to innovative packaging and substrate technologies. I Invited Dr. Nava Shpaisman, strategic collaboration manager at KLA, to provide some insight.
Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
12/17/2024 | ACCESSWIREToray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.