-
-
News
News Highlights
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueSpotlight on India
We invite you on a virtual tour of India’s thriving ecosystem, guided by the Global Electronics Association’s India office staff, who share their insights into the region’s growth and opportunities.
Supply Chain Strategies
A successful brand is built on strong customer relationships—anchored by a well-orchestrated supply chain at its core. This month, we look at how managing your supply chain directly influences customer perception.
What's Your Sweet Spot?
Are you in a niche that’s growing or shrinking? Is it time to reassess and refocus? We spotlight companies thriving by redefining or reinforcing their niche. What are their insights?
- Articles
- Columns
- Links
- Media kit
||| MENU - smt007 Magazine
Indium Corporation Expert to Present at MiNaPAD 2024
May 27, 2024 | Indium CorporationEstimated reading time: 1 minute

Indium Corporation’s Senior Global Product Manager for Semiconductor and Advanced Materials, Sze Pei Lim, will deliver two technical presentations at the 11th Micro/Nano-Electronics Packaging and Assembly, Design and Manufacturing (MiNaPAD) Forum, taking place June 19-20 in Grenoble, France.
On June 19, Lim will discuss innovative interconnect materials for semiconductor assembly and advanced packaging, particularly for small form factor modules, including solder paste for ultra-fine pitch printing, solders with various melting temperatures for hierarchical soldering, novel ultra-low residue no-clean flux formulations for flip-chip attach that are compatible with underfill and molding compounds, and an adhesive agent for fluxless soldering with a formic acid atmosphere. As advanced packaging continues to drive toward heterogeneous integration, new materials need to be developed to address the many challenges faced in the assembly process.
On June 20, Lim will share the findings from an iNEMI joint collaboration project involving various companies. The presentation will explore the effects of voids on solder joint reliability in first-level interconnect (FLI) by examining the results of three different reliability tests. With the emergence of advanced packaging technology and heterogeneous integration, micro Cu-pillar bump is widely used as FLI. Micro voids are often found in this kind of FLI flip-chip attach and there are limited insights on the effects of voids on the reliability of the flip-chip solder joint.
As the Senior Global Product Manager for Semiconductor and Advanced Materials, Lim works closely with the R&D and manufacturing teams and collaborates with leading semiconductor companies and contract manufacturers around the world. She is a task force member of the International Electronics Manufacturing Initiative’s (iNEMI) Packaging Technology Integration Group and has co-chaired several industry projects and road mapping initiatives over the past five years. She is also a member of the executive committee of the Institute of Electrical and Electronics Engineers (IEEE) Packaging Society Malaysia Chapter. Lim is a part of the organizing committee for the International Electronics Manufacturing Technology (IEMT) and has authored several technical papers. She regularly presents at international technical conferences. Lim earned her bachelor’s degree from the National University of Singapore, where she majored in industrial chemistry with a focus on polymers. She is a Certified SMT Process Engineer and has earned her Six Sigma Green Belt.
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
STMicroelectronics to Advance Next-generation Chip Manufacturing Technology with New PLP Pilot Line in Tours, France
09/17/2025 | STMicroelectronicsSTMicroelectronics, a global semiconductor leader serving customers across the spectrum of electronics applications, today announced new details regarding the development of the next generations of Panel-Level Packaging (PLP) technology through a pilot line in its Tours site, France, which is expected to be operational in Q3 2026.
Too Important to Ignore: Unpacking Advanced Packaging for AI Semiconductor – Report Summary
09/16/2025 | FuturumAdvanced packaging is becoming the cornerstone of AI semiconductor scaling, with 2.5D/3D integration, CoWoS, CPO, CoPoS, and SoW-X set to drive major gains in performance, bandwidth, and efficiency through the 2020s.
I-Connect007 Launches Advanced Electronics Packaging Digest
09/15/2025 | I-Connect007I-Connect007 is pleased to announce the launch of Advanced Electronics Packaging Digest (AEPD), a new monthly digital newsletter dedicated to one of the most critical and rapidly evolving areas of electronics manufacturing: advanced packaging at the interconnect level.
Global Interposer Market to Surge Nearly Fivefold by 2034
09/15/2025 | I-Connect007 Editorial TeamRevenue for the global interposer market is projected to climb from $471 million in 2025 to more than $2.3 billion by 2034, according to a new report from Business Research Insights. The growth represents a CAGR of nearly 20 percent over the forecast period.
U.S. CHIPS Act Funding Detailed on SIA Website
09/12/2025 | Nolan Johnson, I-Connect007The U.S. CHIPS Act has moved well into the implementation stage in 2025. But where has that money gone? The Semiconductor Industry Association has been tracking these projects and provides details on its website. It was updated May. Among the five key programs being managed under CHIPS, two stand out as influencing advanced electronic packaging: the National Advanced Packaging Manufacturing Program (NAPMP), and the CHIPS Manufacturing USA Institute (MFG USA).