Siemens Debuts Fast, Accurate and Context-aware Electrostatic Discharge Verification Solution Spanning all Phases of IC Design
June 26, 2024 | SiemensEstimated reading time: 2 minutes
Siemens Digital Industries Software announced today a fully automated solution to help integrated circuit (IC) design teams rapidly identify and address Electrostatic Discharge (ESD) issues driven by the growing complexity of today’s next-generation IC designs, regardless of targeted process technology. Combining the power of Siemens’ Calibre® PERC™ software with the proven SPICE accuracy of its AI-powered Solido™ Simulation Suite, it provides a fast and highly accurate method for checking compliance against foundry rules spanning all phases of IC design.
Supporting full-chip level verification, the solution helps engineering teams better manage design and manufacturing challenges in both established and emerging process nodes. Its context-aware checks can help to improve the accuracy of results, while reducing turnaround time for physical, circuit, electrical and reliability IC design verification.
The solution’s context-aware checking allows design teams to verify ESD paths quickly, in time to secure waivers from foundry rules that can lead to smaller die sizes and optimized designs – ultimately helping design teams quickly arrive at data driven decisions 8x faster than current methods.
Foundry ESD rules are designed to prevent ESD failures, while accommodating the diverse design styles submitted by fabless companies globally. However, these rules may be overly conservative for specific design styles and mission profiles. By rapidly identifying and simulating ESD paths that might fail foundry rules with detailed transistor-level breakdown models, this Siemens’ new software identifies at-risk paths with SPICE-level precision, allowing for fast, targeted and automated fixes.
“Siemens’ new context-aware ESD simulation solution can help deliver accurate reliability assessment for complex IC designs,” said Silicon Labs’ Michael Khazhinsky, Principal ESD Engineer of Central R&D. “The push-button solution integrates dynamic simulation results from Solido into a full-chip Calibre PERC result that can be used to quickly determine if designs are electrically robust. In the event of circuit errors, this Siemens solution identifies nets and devices that need to be improved.”
Automated context-aware IC design verification can now become a best practice, helping the quick delivery of reliable and timely IC chips to market. Featuring functionalities such as automated voltage propagation, voltage-aware design rule checking, and the integration of physical and electrical information within a logic-driven layout framework, it helps design teams working to tight schedules.
"By leveraging automated context-aware checking, Siemens is empowering design teams to address more quickly the complexities of modern IC design reliability verification," said Michael Buehler-Garcia, vice president of Calibre Product Management at Siemens Digital Industries Software." This integration combines the strengths of our dynamic simulation from Solido and sign-off level ESD verification in Calibre PERC. Our integrated solution speeds up the verification process while at the same time ensuring the reliability of IC designs, helping our customers achieve their goals more efficiently. This is the first in a series of solutions that Siemens plans to provide that leverage offerings from different elements of our software portfolio to speed overall design cycle time."
Suggested Items
Happy’s Tech Talk #30: The Analog Computer
07/01/2024 | Happy Holden -- Column: Happy’s Tech TalkAlthough computer technology has taken enormous leaps, including HPC machines that now exceed the exascale limits, the analog computer is making its comeback. I had the fortune to learn about and program analog computers and programs in early 1966. The various analog computers came into their own during World War II to calculate artillery trajectories and for bombsights (Figure 1a, the Norden Bombsight). Their use continued to grow, and every major aeronautical design and manufacturer, as well as university, had them in the 1950s and 1960s.
Cadence Partners with GSME to Further Semiconductor Industry Growth in Oman
06/28/2024 | Cadence Design Systems, Inc.The global semiconductor supply chain is undergoing a profound transformation driven by several disruptive factors.
Freedom CAD Ready for Future With New Leadership
06/27/2024 | Andy Shaughnessy, Design007 MagazineDuring PCB East, I caught up with our friend Scott Miller of Freedom CAD. Scott has been chief operating officer of the company for quite a while, but he recently assumed a new title as new, younger managers moved up into top leadership positions. I asked Scott to discuss his new role, as well as the company’s move to keep looking at the industry in novel, fresh ways.
Bridging the Gap: Re-engaging Design and Manufacturing with Downstream
06/27/2024 | Andy Shaughnessy, Design007 MagazineAt PCB East in Boxborough, Massachusetts, I caught up with Joe Clark, co-founder of DownStream Technologies. In this interview, Joe walks us through how we got into our current situation, with design, fab, and assembly functioning in separate silos, and how DownStream and the IPC-2581 data format can help bridge this gap. He also discusses what we lost by moving from the captive model, and what we stand to gain by knocking down the walls between design and manufacturing.
IPC White Paper Emphasizes the Critical Importance of ‘Design for Excellence’ Throughout the Full Ecosystem of Electronics Design
06/27/2024 | IPCA new white paper from IPC’s Chief Technologist (CTC) and Design Leadership (DLC) Councils, Better Electronics by Design: Next Generation Design Needs explores the elements of the “Design for Excellence” methodology, re-thinking how it needs to be further defined and applied in the full ecosystem of electronics design.