IPC White Paper Emphasizes the Critical Importance of ‘Design for Excellence’ Throughout the Full Ecosystem of Electronics Design
June 27, 2024 | IPCEstimated reading time: 1 minute
A new white paper from IPC’s Chief Technologist (CTC) and Design Leadership (DLC) Councils, Better Electronics by Design: Next Generation Design Needs explores the elements of the “Design for Excellence” methodology, re-thinking how it needs to be further defined and applied in the full ecosystem of electronics design.
In addition, the whitepaper provides a high-level exploration of the full “silicon-to-systems” ecosystem, examines the justification and implications of an Authoritative Source of Truth (ASOT), discusses the need for synergy between building blocks of electronic systems, and takes a deep dive into the subject of design rules and “design for manufacturability.”
Key messages within the white paper include:
- Electronic systems are increasingly complex and heterogeneous.
- Facilitation of an Authoritative Source of Truth (ASOT) is mandatory to ensure consistency, efficiency, and traceability.
- The industry needs a more robust and interoperable toolset to support greater silicon-to-systems collaboration.
- Diverse electronic and mechanical CAD systems must gain interoperability by including proper model-based definitions (MBD) and collaborative software to cover both disciplines.
- A shift towards true digital collaboration and automation and an early consideration of manufacturing capabilities across the development process is essential to master increasing time-to-market and complexity challenges.
“Creating better electronics by design is a common, collective goal of the electronics industry,” said Peter Tranitz, IPC senior director, technology solutions, and leader of IPC’s design initiative “To achieve this, an ASOT should be established and protocols,
standardized. To leverage the associated benefits, a culture of real digital collaboration, transparency, and accountability needs to be established. Tools need to support bi-directional, incremental exchange of information. And, design rules need to be broken down to the relevant stages of the design workflow and checks need to be performed after every stage of the design process to drive the concept of ‘shift left.’ For effective Design for Manufacturability execution, manufacturers need to provide clear guidance on manufacturing capabilities and constraints to designers.”
Download the report: https://go.ipc.org/next-gen-design.
Suggested Items
A Look Into the Future with Futurist Kevin Surace
04/07/2025 | Barry Matties, I-Connect007In this interview after his keynote address at IPC APEX EXPO 2025, futurist Kevin Surace reflects on important lessons learned and how they shaped his own future. He also makes some bold predictions for the use of AI in PCB board design, fabrication, and assembly—and what the common household will look like in 10 years. It’s an exciting and adventurous step into a future where humans work alongside robots, all for the betterment of everyone.
Bridging the Gap Between PCB Designers and Fabricators
04/03/2025 | Stephen V. Chavez, Siemens EDAWith today’s advanced EDA tools, designing complex PCBs in the virtual world does not necessarily mean they can be built in the real world. This makes the relationship between a PCB designer and a fabricator pivotal to the success of a project. In keeping with solid design for manufacturing (DFM) practices, clear and frequent communication is needed to dial and lock in design constraints that meet expectations while addressing manufacturing concerns.
IPC APEX EXPO Newcomer: Faith DeSaulnier of TTM Technologies
04/03/2025 | I-Connect007 Editorial TeamDuring the Newcomer’s Welcome Reception at IPC APEX EXPO, the I-Connect Editorial Team spoke with several first-time attendees. The following is our interview with Faith DeSaulnier, a process engineer based at TTM Technologies’ facility in Forest Grove, Oregon.
Ansys Semiconductor Solutions Certified by TSMC for Reliable, Accurate Analysis of Evolving Chip Designs
04/03/2025 | PRNewswireAnsys announced that PathFinder-SC is certified as a new ESD analysis solution for customers designing with TSMC's N2 silicon process technology. PathFinder-SC delivers a novel verification solution that provides superior capacity and performance, easily accommodating large designs in the cloud.
Real Time with... IPC APEX EXPO 2025: Insights into PCB Design and Manufacturing with Polar Instruments
04/03/2025 | Real Time with...IPC APEX EXPOErik Bateham discusses Polar's latest book, which enhances insights for PCB designers and manufacturers. The book, "The Designer's Guide to... More Secrets of High-Speed PCBs," features a guest chapter on 2D via design modeling. Erik highlights the industry's shift towards UHDI and the challenges in measuring at micron levels.