Dan's Biz Bookshelf: 'Revenge of the Tipping Point'
Marcy's Musings: Engineering Economics
Punching Out: Should You Sell Your Company to a Private Equity Firm?
Hidden Cost Drivers in PCB Design
September 5, 2024 | Cherie Litson, CID+, Litson1 ConsultingEstimated reading time: 1 minute
I recently taught a CID+ course, and if you’ve ever taken a CID or CID+ course, you know that we discuss cost adders quite a bit. When I asked the class of 15 design engineers their ideas on the biggest cost adders, the first and strongest response: the project manager.
Are you surprised by their answer? After over 40 years in the industry, I wasn’t. If you step back and look at the process of product development, you’ll see that many decisions that affect costs down the line really do take root with the project manager.
After reviewing my own experience and that of many other designers, I referenced my favorite source for defining cost adders: the IPC PCBA Checklist 17. Here you’ll find most of the cost adders that we all encounter to one degree or another. As you review the checklist and see who is responsible for many of the decisions, you’ll find it all starts with the project leader.
Everything you’ve read about the cost-saving process is controlled by the project leader’s actions; the project leader is like the chef in the kitchen.
The engineers and designers will then limit their decisions based on the requirements set by the project leader. They become the “sous chef” in the process. The engineers and designers then set the limits and specifications in their documentation affecting purchasing, fabrication, assembly, and test. They become the “station chef” or “line chef.” That’s why the CID and CID+ classes focus so much on the design engineer’s decisions. But no one really addresses or guides the project leaders for their role in the cost saving process.
To read this entire article, which appeared in the August 2024 issue of Design007 Magazine, click here.
Share on:
Suggested Items
SIA Praises Finalization of CHIPS Investments for GlobalFoundries Manufacturing Projects
11/21/2024 | SIAThe Semiconductor Industry Association (SIA) released the following statement from SIA President and CEO John Neuffer applauding finalization of semiconductor manufacturing investments announced by the U.S. Department of Commerce and GlobalFoundries.
SIA Commends Finalization of CHIPS Incentives for TSMC
11/18/2024 | SIAThe Semiconductor Industry Association (SIA) released the following statement from SIA President and CEO John Neuffer applauding finalization of the agreement to allocate incentives to TSMC under the CHIPS and Science Act. The agreement between TSMC and the U.S. Department of Commerce will support the expansion of TSMC’s semiconductor fabs in Arizona.
iNEMI HDI Socket Warpage Prediction and Characterization Webinar
11/15/2024 | iNEMIHigh-density interconnect (HDI) sockets, primarily designed for CPUs and GPUs, are shifting toward larger form factors as the number of interconnect pins increases.
Gartner Forecasts India IT Spending to Reach $160 Billion in 2025
11/12/2024 | Gartner, Inc.India IT spending is projected to total $160 billion in 2025, an increase of 11.2% from 2024, according to the latest forecast by Gartner, Inc.
SIA Applauds CHIPS Act Incentives for Corning and Powerex
11/11/2024 | SIAThe Semiconductor Industry Association (SIA) released the following statement from SIA President and CEO John Neuffer applauding semiconductor manufacturing incentives announced by the U.S. Department of Commerce for Corning and Powerex.