StratEdge Semiconductor Packages Set to Take the Spotlight at European Microwave Week and IMAPS Symposium
September 11, 2024 | StratEdgeEstimated reading time: 1 minute
StratEdge Corporation, leader in the design and production of high-performance semiconductor packages for microwave, millimeter-wave, and high-power devices, announces that it will be exhibiting in booth 923B at European Microwave Week (EuMW), being held at Porte de Versailles Paris, France from September 24-27, and booth 313 at IMAPS International Symposium for Microelectronics being held at the Encore Boston Harbor in Everett, Massachusetts, on October 1-2.
StratEdge designs and manufactures packages for RF, microwave, and millimeter-wave devices used in a wide variety of applications and industries. These hermetic and quasi-hermetic packages have ultra-low losses over wide frequencies. High-reliability designs feature high thermal conductivity and 50 ohm impedance transition designs. StratEdge packages have been proven on Mars, having powered the communications systems in the four most recent Mars Rovers. With expertise in high-frequency packages, StratEdge has been manufacturing in California since 1985.
StratEdge not only makes packages, but provides complete assembly services. Assembly is performed in StratEdge's ISO 9001:2015 facility, recently re-certified until 2027. Our facility contains a Class 1000 cleanroom and Class 100 work area with workstations for performing sensitive operations. Assembly services include manual and fully automatic wire and die bonding.
"Working with compound semiconductors, such as gallium nitride (GaN) or gallium arsenide (GaAs), requires a package that can best dissipate the heat from the device while ensuring that the device performs at its optimum potential," said Casey Krawiec, VP global sales for StratEdge. "Although the package plays the most critical part, the way the chip is assembled also has a significant impact on how the device performs. Please stop by our booth at EuMW or IMAPS Symposium to discuss your application."
Suggested Items
Unlock Unmatched Performance for Matched Impedance Devices with StratEdge at IEEE BCICTS 2024
10/22/2024 | StratEdgeStratEdge Corporation, an industry leader in high-frequency and high-power semiconductor packaging, is excited to announce its participation in the IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS).
TopLine to Exhibit 'Drop-in Replacement' for BGA at Electronica
10/16/2024 | TopLineTopLine Corporation will exhibit its latest technology solutions at Electronica in Munich, Germany, November 12 – 15, 2024, in stand B4.428.
PCB Surface Topography and Copper Balancing Under Large Form Factor BGAs
10/01/2024 | Neil Hubble, Akrometrix and Gary A. Brist, Intel CorporationAs CPU and GPU packages grow larger and contain higher pin/ball counts, the importance of managing the printed circuit board (PCB) surface coplanarity for package assembly increases. The PCB surface coplanarity under a package is a product of both the global bow/twist of the PCB and the local surface topography under the package. In general, the surface topography is dependent the choice of material and layer stackup and the interaction between the innerlayer copper patterns and prepreg resin flow.
StratEdge Brings Gold Medal Performance with its Molded Ceramic and Post-fired Ceramic Packages, and High-reliability Assembly Services
08/14/2024 | StratEdgeStratEdge Corporation is redefining the landscape of semiconductor packaging with its cutting-edge molded and post-fired ceramic packages, supported by industry-leading high-reliability assembly services.
Reliability Comparisons of FPBGA Assemblies Under Hot/Cold Biased Thermal Cycle
08/06/2024 | Thomas Sanders, Seth Gordon, Reza Ghaffarian, Jet Propulsion LaboratoryCurrent trends in microelectronic packaging technologies continue in the direction of smaller, lighter, and higher density packages. The telecommunications industry and particularly mobile/portable devices have a strong need for lighter and smaller products. The current emerging advanced packaging (AP) technologies, including system-in-package (SiP) and 2.5D/3D stacked packaging, added another level of complexity and challenges for implementation.