The Marketing Minute: If Your Marketing Budget Gets Cut in Half, Then What?
Punching Out: How Are the Big Boys in Electronics Doing?
It’s Only Common Sense: Complexity Is the Enemy of Profit
Unlock Unmatched Performance for Matched Impedance Devices with StratEdge at IEEE BCICTS 2024
October 22, 2024 | StratEdgeEstimated reading time: 1 minute
StratEdge Corporation, an industry leader in high-frequency and high-power semiconductor packaging, is excited to announce its participation in the IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS), October 27-30, 2024, in Fort Lauderdale, Florida. IEEE BCICTS will bring together leaders from across the semiconductor industry to discuss and demonstrate the latest advances in integrated circuit technology for applications across automotive, wireless, and aerospace sectors.
At IEEE BCICTS, StratEdge will highlight its robust lineup of thermally-enhanced ceramic and molded semiconductor packages. Engineered to support critical applications from DC to 63+ GHz, these packages provide ultra-low-loss performance, dissipate heat efficiently, and deliver high-frequency reliability essential for today’s high-demand devices. With a broad selection of open-tooled designs available, StratEdge's packaging solutions support seamless integration and optimize performance across various mounting configurations. Of particular interest shown in the accompanying photograph is LL6845-10-3, a Leaded Laminate (LL) series package that was designed specifically for GaAs and GaNa devices operating from 26.5-31 GHz.
"IEEE BCICTS is an invaluable forum for connecting with industry innovators who understand the importance of packaging that meets the exacting demands of high-frequency, high-power applications," emphasized Casey Krawiec, VP of Global Sales at StratEdge. "Our expertise in thermal management and high-frequency transmission line design, combined with our state-of-the-art Assembly Services, enables us to offer complete packaging solutions that enhance device performance and reliability. By leveraging our advanced wire bonding and die attach systems in a certified cleanroom environment, customers gain significant advantages in quality and efficiency."
IEEE BCICTS 2024 attendees are invited to visit StratEdge's exhibit, connect with their team of packaging experts, and learn how StratEdge can meet specific high-frequency packaging needs.
Share on:
Subscribe
Stay ahead of the technologies shaping the future of electronics with our latest newsletter, Advanced Electronics Packaging Digest. Get expert insights on advanced packaging, materials, and system-level innovation, delivered straight to your inbox.
Subscribe now to stay informed, competitive, and connected.
Suggested Items
MacDermid Alpha to Address Silver Price Volatility Solutions at ECTC 2026
05/15/2026 | MacDermid AlphaAs volatile silver prices continue to place pressure on semiconductor packaging costs and supply chain predictability, MacDermid Alpha Electronics Solutions will highlight material strategies that help manufacturers reduce dependence on silver without sacrificing reliability, thermal performance, or manufacturing efficiency.
What Heterogeneous Integration Means for EMS Providers
05/14/2026 | Nolan Johnson, I-Connect007Dr. Ravi Mahajan, an Intel Fellow and Director of Intel’s Technology and Pathfinding group, delivered a keynote at the APEX EXPO 2026 technical conference on using heterogeneous integration (HI) as a strategy and on how advanced packaging technology serves as the technical apex for implementing that strategy. Mahajan’s previous papers and industry presentations on such topics as interconnect density, signal integrity, power delivery, thermal path, and assembly yield as system-level constraints confirm him as an expert on package optimization.
System Architecture Beyond the Die With Advanced Packaging as the Scaling Factor
05/14/2026 | Chetan Arvind Patil, Marvell TechnologyIn conventional monolithic semiconductor design, system integration was achieved within a single die and constrained by reticle limits. Compute cores, cache, memory controllers, and input output (I/O) interfaces were all co-optimized on a single process node, with performance closely tied to transistor density and on-die interconnect efficiency. This monolithic system-on-chip (SoC) approach enabled low-latency communication and relatively straightforward power delivery. However, as design for compute-intensive SoCs approaches reticle limits and advanced-node costs increase, the ability to continue scaling within a single die begins to diminish.
I-Connect007 Announces Upcoming Issue of Advanced Electronics Packaging Digest
05/13/2026 | I-Connect007The next issue of Advanced Electronics Packaging Digest examines the materials, architectures, and integration strategies shaping the next phase of electronics innovation, from reinforcement materials under thermal and frequency pressure to heterogeneous integration and advanced packaging as a system-level scaling factor.
ASE, WUS Announce Strategic Collaboration to Build Advanced AI Packaging Hub in Kaohsiung
05/08/2026 | ASE GroupAdvanced Semiconductor Engineering, Inc. (ASE) and WUS Printed Circuit Co., Ltd. (WUS) announced today a strategic collaboration for the construction of a state-of-the-art manufacturing facility in the Nanzih Technology Industrial Park, Kaohsiung.