Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
December 17, 2024 | ACCESSWIREEstimated reading time: 2 minutes

Toray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.
The Coater enables 2.5D packaging-a next-generation semiconductor production technology-to be applied to larger substrates. Specifically, it is capable of creating detailed rewiring layers on glass substrates for use in interposers, which are a key component of integrated circuits. In this way, the Coater facilitates the production of high-performance semiconductors.
Toray Engineering has already delivered pilot TRENG-PLP Coaters to a number of major semiconductor manufacturers to demonstrate its capabilities. Now, the company is preparing to mass-produce the devices, and is targeting orders totaling 20 million USD by fiscal 2025, and 40 million USD by fiscal 2030.
In recent years, increased demand for generative AI servers has resulted in a proliferation of hyperscale data centers. As semiconductor performance has improved, the market for high-performance semiconductors has expanded rapidly; at the same time, this technological progress has driven demand for larger-scale and more efficient advanced semiconductor packaging, which is indispensable for the production of advanced semiconductor devices.
Interposers are a key component in advanced semiconductor packaging, and are traditionally made of silicon. However, since interposers are square and silicon wafers are round in shape, cutting square interposers out of 300mm-diameter round silicon wafers inevitably results in waste silicon. Moreover, as semiconductor performance increases, package sizes have been increasing year on year, leading to fears of further decreases in production efficiency.
PLP technologies, which use 600mm-square glass substrates, are seen as a potential solution to the above problems. The larger area of the glass substrate means that larger-scale packages can be produced compared to what is possible with silicon wafers, while its square shape means that the entire substrate can be effectively used to create square interposers without resulting in unused substrate.
Yet the use of PLP technologies to create circuits is not without its own issues: warping of the glass substrate must be prevented, while the wiring materials and photoresist materials must be of a uniform thickness.
To prevent warping, Toray Engineering has developed new technologies for the handling of large glass substrates, drawing on proprietary coating technologies for LCD panels, which are capable of controlling thickness with a high degree of precision. These technologies enable the TRENG-PLP Coater to create high-density rewiring layers on 600mm-square glass substrates.
Building on Toray's production technologies for advanced fiber materials, Toray Engineering has developed and refined microfabrication technologies for use in semiconductor packaging equipment, display production equipment, and a wide range of other equipment used in the field of electronics.
Going forward, the company will continue to utilize its high-level production technologies to provide solutions that contribute to society's forward progress.
Suggested Items
NY CREATES, Fraunhofer Institutes Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale
05/16/2025 | NY CREATESNY CREATES and Fraunhofer IPMS announced at a signing ceremony a new Joint Development Agreement (JDA) to drive research and development focused on memory devices.
DuPont to Introduce Advanced Kalrez Sealing Innovations for Semiconductor Manufacturing at SEMICON Southeast Asia
05/15/2025 | DuPontDuPont is excited to announce its participation in SEMICON Southeast Asia (SEMICON SEA), taking place May 20-22, 2025, in Singapore. At booth L3105,
KEC International Lands New Orders, Including Semiconductor Breakthrough
05/14/2025 | KEC InternationalKEC International Ltd., a global infrastructure EPC major and RPG Group company, has announced securing new orders totaling ₹1,034 crores across its diverse business segments.
DuPont to Showcase Advanced Semiconductor Wet Etching Innovations at the Surface Preparation and Cleaning Conference
05/13/2025 | DuPontDuPont announced that it will present its latest developments in semiconductor wet etching technologies at the upcoming Surface Preparation and Cleaning Conference (SPCC) in Chandler, Arizona, beginning May 20.
SMC Korea 2025 to Spotlight Next-Generation Memory and Materials Innovation amid AI Boom
05/13/2025 | SEMIThe Strategic Materials Conference (SMC) Korea 2025 is set to convene on May 14 at the Suwon Convention Center in Gyeonggi-do, South Korea, bringing together leading experts and innovators to highlight the critical role of materials innovation in addressing the performance, efficiency, and scalability requirements of AI-enabled semiconductor devices.