Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
December 17, 2024 | ACCESSWIREEstimated reading time: 2 minutes

Toray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.
The Coater enables 2.5D packaging-a next-generation semiconductor production technology-to be applied to larger substrates. Specifically, it is capable of creating detailed rewiring layers on glass substrates for use in interposers, which are a key component of integrated circuits. In this way, the Coater facilitates the production of high-performance semiconductors.
Toray Engineering has already delivered pilot TRENG-PLP Coaters to a number of major semiconductor manufacturers to demonstrate its capabilities. Now, the company is preparing to mass-produce the devices, and is targeting orders totaling 20 million USD by fiscal 2025, and 40 million USD by fiscal 2030.
In recent years, increased demand for generative AI servers has resulted in a proliferation of hyperscale data centers. As semiconductor performance has improved, the market for high-performance semiconductors has expanded rapidly; at the same time, this technological progress has driven demand for larger-scale and more efficient advanced semiconductor packaging, which is indispensable for the production of advanced semiconductor devices.
Interposers are a key component in advanced semiconductor packaging, and are traditionally made of silicon. However, since interposers are square and silicon wafers are round in shape, cutting square interposers out of 300mm-diameter round silicon wafers inevitably results in waste silicon. Moreover, as semiconductor performance increases, package sizes have been increasing year on year, leading to fears of further decreases in production efficiency.
PLP technologies, which use 600mm-square glass substrates, are seen as a potential solution to the above problems. The larger area of the glass substrate means that larger-scale packages can be produced compared to what is possible with silicon wafers, while its square shape means that the entire substrate can be effectively used to create square interposers without resulting in unused substrate.
Yet the use of PLP technologies to create circuits is not without its own issues: warping of the glass substrate must be prevented, while the wiring materials and photoresist materials must be of a uniform thickness.
To prevent warping, Toray Engineering has developed new technologies for the handling of large glass substrates, drawing on proprietary coating technologies for LCD panels, which are capable of controlling thickness with a high degree of precision. These technologies enable the TRENG-PLP Coater to create high-density rewiring layers on 600mm-square glass substrates.
Building on Toray's production technologies for advanced fiber materials, Toray Engineering has developed and refined microfabrication technologies for use in semiconductor packaging equipment, display production equipment, and a wide range of other equipment used in the field of electronics.
Going forward, the company will continue to utilize its high-level production technologies to provide solutions that contribute to society's forward progress.
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
Koh Young Showcases Advanced Dimensional Metrology and Inspection Solutions for Semiconductor and Wafer-Level Packaging at SEMICON India
08/14/2025 | Koh YoungKoh Young, the industry leader in True 3D™ measurement-based dimensional metrology and inspection solutions, will present its latest advancements for semiconductor and advanced packaging applications in Hall 1 Booth 1086 during SEMICON India 2025 held September 2-4, 2025, at Yashobhoomi (IICC), New Delhi, India.
SEMI Foundation Launches SEMIquest: An Immersive STEM Experience to Inspire Arizona’s Future Tech Talent
08/13/2025 | SEMIThe SEMI Foundation, the nonprofit arm of SEMI, today announced the launch of SEMIquest, an immersive, hands-on STEM experience designed to ignite curiosity and connect Arizona’s students to the vast career opportunities in the semiconductor industry.
Siemens Empowers Europe’s Next Generation of Semiconductor Innovators with Open Higher Education Program
08/13/2025 | Siemens Digital Industries SoftwareSiemens Digital Industries Software announced today the Cre8Ventures Open Higher Education Program, an ambitious new initiative developed in collaboration with Arm and the University of Southampton’s School of Electronics and Computer Science (ECS), to foster entrepreneurial curiosity and accelerate student-led semiconductor innovation across Europe’s leading technical universities.
Alpha and Omega Semiconductor Announces Advanced eFuse that Meets High Reliability Server Application Requirements
08/13/2025 | Alpha and Omega SemiconductorAlpha and Omega Semiconductor Limited (AOS), a designer, developer, and global supplier of a broad range of discrete power devices, wide bandgap power devices, power management ICs, and modules, announced the release of its AOZ17517QI series, a 60A eFuse in a compact 5mm x 5mm QFN package.
Insulectro and Electroninks Sign North American Distribution Agreement
08/12/2025 | InsulectroElectroninks, a leader in metal organic decomposition (MOD) inks for additive manufacturing and advanced semiconductor packaging, today announced a strategic collaboration and distribution partnership with Insulectro, a premier distributor of materials used in printed electronics and advanced interconnect manufacturing.