Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
December 17, 2024 | ACCESSWIREEstimated reading time: 2 minutes

Toray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.
The Coater enables 2.5D packaging-a next-generation semiconductor production technology-to be applied to larger substrates. Specifically, it is capable of creating detailed rewiring layers on glass substrates for use in interposers, which are a key component of integrated circuits. In this way, the Coater facilitates the production of high-performance semiconductors.
Toray Engineering has already delivered pilot TRENG-PLP Coaters to a number of major semiconductor manufacturers to demonstrate its capabilities. Now, the company is preparing to mass-produce the devices, and is targeting orders totaling 20 million USD by fiscal 2025, and 40 million USD by fiscal 2030.
In recent years, increased demand for generative AI servers has resulted in a proliferation of hyperscale data centers. As semiconductor performance has improved, the market for high-performance semiconductors has expanded rapidly; at the same time, this technological progress has driven demand for larger-scale and more efficient advanced semiconductor packaging, which is indispensable for the production of advanced semiconductor devices.
Interposers are a key component in advanced semiconductor packaging, and are traditionally made of silicon. However, since interposers are square and silicon wafers are round in shape, cutting square interposers out of 300mm-diameter round silicon wafers inevitably results in waste silicon. Moreover, as semiconductor performance increases, package sizes have been increasing year on year, leading to fears of further decreases in production efficiency.
PLP technologies, which use 600mm-square glass substrates, are seen as a potential solution to the above problems. The larger area of the glass substrate means that larger-scale packages can be produced compared to what is possible with silicon wafers, while its square shape means that the entire substrate can be effectively used to create square interposers without resulting in unused substrate.
Yet the use of PLP technologies to create circuits is not without its own issues: warping of the glass substrate must be prevented, while the wiring materials and photoresist materials must be of a uniform thickness.
To prevent warping, Toray Engineering has developed new technologies for the handling of large glass substrates, drawing on proprietary coating technologies for LCD panels, which are capable of controlling thickness with a high degree of precision. These technologies enable the TRENG-PLP Coater to create high-density rewiring layers on 600mm-square glass substrates.
Building on Toray's production technologies for advanced fiber materials, Toray Engineering has developed and refined microfabrication technologies for use in semiconductor packaging equipment, display production equipment, and a wide range of other equipment used in the field of electronics.
Going forward, the company will continue to utilize its high-level production technologies to provide solutions that contribute to society's forward progress.
Suggested Items
Semiconductor Climate Consortium Announces Key 2025 Initiatives to Accelerate
03/04/2025 | SEMIThe Semiconductor Climate Consortium (SCC) unveiled its four key initiatives for 2025, marking a significant step forward in advancing the industry’s commitment to decarbonization and transparency.
TASMIT Launches Large Glass Substrate Inspection System for Advanced Semiconductor Packaging
03/04/2025 | ACCESSWIRETASMIT Inc. has launched a new inspection system for glass substrates as part of its INSPECTRA® series of semiconductor wafer visual inspection systems, which has gained attention for its high efficiency in advanced semiconductor manufacturing.
Honeywell Launches Strategic Collaboration With ForwardEdge ASIC
03/04/2025 | HoneywellHoneywell and ForwardEdge ASIC LLC, a Lockheed Martin Corporation subsidiary, announced the launch of a strategic collaboration to develop high-reliability space microelectronics.
GlobalFoundries, MIT Collaborate to Advance Research and Innovation on Essential Chips for AI
03/04/2025 | GlobalFoundriesGlobalFoundries (GF) and the Massachusetts Institute of Technology (MIT) announced a new master research agreement to jointly pursue advancements and innovations for enhancing the performance and efficiency of critical semiconductor technologies.
TSMC Intends to Expand Its Investment in the United States to $165 Billion to Power the Future of AI
03/04/2025 | TSMCTSMC announced its intention to expand its investment in advanced semiconductor manufacturing in the United States by an additional $100 billion.