It’s Only Common Sense: If You’re Not Differentiated, You’re Dead
Alpha Insights, Performance by Design: The Future of PCB Manufacturing in the Midwest
Happy’s Tech Talk #43: Engineering Statistics Training With Free Software
SMTA Announces Wafer-Level Packaging Symposium Program
January 8, 2025 | SMTAEstimated reading time: 1 minute
The SMTA is excited to announce the technical program for the 2025 Wafer-Level Packaging Symposium. The symposium will be held February 18-20, 2025 at The Hyatt Regency San Francisco Airport in San Francisco, California.
The technical program features a special keynote presentation. On Wednesday, February 19, 2025, Eric Breckenfeld, Nvidia, and Erik Hadland, Semiconductor Industry Association, will co-present, “The CHIPS and Science Act: Past, Present and Future of U.S. Microelectronics R&D.”
Technical sessions include over 20 expert speakers who delve into wafer-level packaging advances, assembly/integration process, novel interconnect & packaging process and materials, substrate/integration platform, test & metrology, fan-out wafer-level packaging, and more. The program features presentations from leading companies including adeia, Nvidia, NHanced Semiconductors, Semiconductor Industry Association, and universities such as Hanyang University, Yokohama National University, and more.
The symposium kicks off with two professional development courses on Tuesday, February 18, 2025. The first course, “Materials for Semiconductor Packaging,” will be instructed by Terry Alford, Arizona State University. Gamal Refai Ahmed, Ph.D., AMD, will instruct the second course, “Current & Future Challenges and Solutions in AI & HPC System & Thermal Management.” Access to these courses is included in standard registration.
Registration for this event is open. Click here to register. Discounted rates are available by registering on or before January 27, 2025. All presentations, professional development courses and events open to attendees are included in registration.
Share on:
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
Imec Launches 300mm GaN Program to Develop Advanced Power Devices and Reduce Manufacturing Costs
10/13/2025 | ImecImec, a world-leading research and innovation hub in nanoelectronics and digital technologies, welcomes AIXTRON, GlobalFoundries, KLA Corporation, Synopsys, and Veeco as first partners in its 300mm gallium-nitride (GaN) open innovation program track for low- and high-voltage power electronics applications.
Renesas Powers 800 Volt Direct Current AI Data Center Architecture with Next-Generation Power Semiconductors
10/13/2025 | RenesasRenesas Electronics Corporation, a premier supplier of advanced semiconductor solutions, announced that it is supporting efficient power conversion and distribution for the 800 Volt Direct Current power architecture announced by NVIDIA, helping fuel the next wave of smarter, faster AI infrastructure.
SEMI Reports Global 300mm Fab Equipment Spending Expected to Total $374 Billion Over Next Three Years
10/09/2025 | SEMIGlobal 300mm fab equipment spending is expected to reach $374 billion from 2026 to 2028, SEMI reported today in its latest 300mm Fab Outlook.
Advanced Rework Technology Inspires Students at National Manufacturing Day 2025
10/08/2025 | A.R.T. Ltd.Advanced Rework Technology Ltd. (A.R.T.), a leading independent IPC-accredited training provider, joined forces with Jaltek, a UK-based electronics manufacturer with over 35 years’ experience in designing and producing high-quality electronic products, to deliver hands-on workshops for students during National Manufacturing Day 2025.
I-Connect007 Releases Episode 5 of Groundbreaking Ultra HDI Podcast Series
10/10/2025 | I-Connect007In Episode 5 “Via Structures,” host Nolan Johnson welcomes back John Johnson, Director of Quality and Advanced Technology at American Standard Circuits. Together, they explore the designer’s perspective on UHDI’s impact on via structures, diving into the metallurgy, chemistry, mechanical considerations, and stackup reduction that provide greater design flexibility and fewer constraints than ever before.