-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueVoices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
The Essential Guide to Surface Finishes
We go back to basics this month with a recount of a little history, and look forward to addressing the many challenges that high density, high frequency, adhesion, SI, and corrosion concerns for harsh environments bring to the fore. We compare and contrast surface finishes by type and application, take a hard look at the many iterations of gold plating, and address palladium as a surface finish.
It's Show Time!
In this month’s issue of PCB007 Magazine we reimagine the possibilities featuring stories all about IPC APEX EXPO 2025—covering what to look forward to, and what you don’t want to miss.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
U.S. Department of Commerce Announces $1.4 Billion in Final Awards to Support the Next Generation of U.S. Semiconductor Advanced Packaging
January 17, 2025 | U.S. Department of CommerceEstimated reading time: 2 minutes
The U.S. Department of Commerce has announced that CHIPS National Advanced Packaging Manufacturing Program (NAPMP) has finalized $1.4 billion in award funding to bolster U.S. leadership in advanced packaging and enable new technologies to be validated and transitioned at scale to U.S. manufacturing. These awards will help establish a self-sustaining, high-volume, domestic, advanced packaging industry where advanced node chips are both manufactured and packaged in the United States.
These awards include:
- A total of $300 million under the CHIPS NAPMP’s first Notice of Funding Opportunity (NOFO) for advanced substrates and material research to Absolics Inc., Applied Materials Inc., and Arizona State University. This follows the previously announced intent to enter negotiations on November 21, 2024.
- $1.1 billion to Natcast to operate the advanced packaging capabilities of the CHIPS for America NSTC Prototyping and NAPMP Advanced Packaging Piloting Facility (PPF). This follows the previously announced CHIPS R&D Facilities Model on July 12, 2024, and planned site selection for the PPF on January 6, 2025.
“Bolstering our advanced packaging capabilities is key to America remaining a global leader in leading-edge semiconductor manufacturing,” said U.S. Secretary of Commerce Gina Raimondo. “These CHIPS for America investments and CHIPS research and development flagship facilities will strengthen our end-to-end semiconductor ecosystem and help close the gap between invention and commercialization to ensure the United States is a global leader in semiconductor innovation and manufacturing.”
Awardees
Absolics, Inc. in Covington, Georgia, $100 million in direct funding: This award will support Absolics’ Substrate and Materials Advanced Research and Technology (SMART) Packaging Program and help build a glass-core packaging ecosystem. Absolics’ glass substrates will be used as an important advanced packaging technology to increase the performance of leading-edge chips for artificial intelligence (AI), high-performance compute and data centers by reducing power consumption and system complexity.
Applied Materials, Inc. in Santa Clara, California, $100 million in direct funding: This project will develop and scale a disruptive silicon-core substrate technology for next-generation advanced packaging and 3D heterogeneous integration. Applied Materials’ silicon-core substrate technology has the potential to advance America’s leadership in advanced packaging and help catalyze an ecosystem to develop and build next-generation energy-efficient artificial intelligence (AI) and high-performance computing systems in the U.S.
Arizona State University in Tempe, Arizona, $100 million in direct funding: The award will support the development of the next generation of microelectronics packaging through fan-out-wafer-level-processing (FOWLP). Centered at ASU Advanced Electronics and Photonics Core Facility, this project supports ASU’s research in exploring the commercial viability of 300 mm wafer-level and 600 mm panel-level manufacturing, a technology that does not exist as a commercial capability in the U.S. today.
Natcast’s Advanced Packaging Facility in Tempe, Arizona, $1.1 billion in direct funding: The award will enable Natcast to operate and manage the CHIPS NAPMP advanced packaging capabilities that will be co-located with NSTC prototyping capabilities at the recently announced CHIPS for America NSTC Prototyping and NAPMP Piloting Facility (PPF) in Tempe, Arizona. Key packaging capabilities funded by this award are expected to include a baseline advanced packaging piloting line to enable the development and commercialization of new advanced packaging processes. The CHIPS for America PPF will feature cutting-edge capabilities to bridge the gap between laboratory research and full-scale semiconductor production. This facility will enable researchers and industry leaders to develop and test new materials, devices, and advanced packaging solutions in a state-of-the-art R&D environment.
Suggested Items
Visteon, Qualcomm Redefine Next-Generation AI-based Intelligent Cockpit Experience
04/28/2025 | PRNewswireAt Auto Shanghai 2025, Visteon Corporation, a global leader in automotive cockpit electronics, and leading automotive technology company, Qualcomm Technologies, Inc., announced a technology collaboration to bring groundbreaking capabilities to the automotive industry with Visteon's new high-performance cockpit system, powered by Visteon's automotive artificial intelligence (AI) framework, cognitoAI, and Qualcomm Technologies Snapdragon® Cockpit Elite Platform.
Siemens, TSMC Extend Collaboration to Drive Semiconductor Design Innovation
04/25/2025 | SiemensSiemens Digital Industries Software announced that the company has deepened longstanding collaboration with TSMC to drive innovation in semiconductor design and integration, enabling mutual customers to tackle the challenges of next-generation technologies.
Ansys Strengthens Collaboration with TSMC on Advanced Node Processes Certification and 3D-IC Multiphysics Design Solutions
04/24/2025 | PRNewswireThrough continued collaboration with TSMC, Ansys announced enhanced AI-assisted workflows for radio frequency (RF) design migration and photonic integrated circuits (PICs), and new certifications for its semiconductor solutions. Together,
Koh Young Installs 24,000th Inspection System at Fabrinet Chonburi
04/23/2025 | Koh YoungKoh Young, the global leader in True 3D measurement-based inspection and metrology solutions, proudly announces the installation of its 24,000th inspection system at Fabrinet Chonburi in Thailand. This advanced facility is operated by Fabrinet Co., Ltd., a global provider of advanced manufacturing services, specializing in complex optical, electro-optical, and electronic products
Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks
04/23/2025 | BUSINESS WIREAlphawave Semi, a global leader in high-speed connectivity and compute silicon for the world’s technology infrastructure, bolsters its leadership in foundational AI silicon connectivity subsystems through silicon proven chiplets and IP subsystems on advanced process nodes and package types. This is set to be showcased at the TSMC 2025 North America Technology Symposium.