Flexible Thinking: The Key to a Successful Flex Circuit Design Transfer
Happy’s Tech Talk #29: Bend-to-Install Semi-flex FR-4
eInfochips Joins Samsung Advanced Foundry Ecosystem (SAFE™) to Drive Semiconductor Innovation
February 28, 2025 | PRNewswireEstimated reading time: Less than a minute
eInfochips, an Arrow Electronics company, announced the company has joined the Samsung Advanced Foundry Ecosystem (SAFE™) as a Virtual Design Partner.
Samsung Foundry's Virtual Design Partners offer customers a wide breadth of design services from spec to GDSII. By leveraging these capabilities, customers can easily adopt Samsung Foundry's technologies to develop custom silicon and bring advanced semiconductor solutions to market faster and more effectively.
"We are thrilled to join the Samsung Advanced Foundry Ecosystem," said Mangesh Kulkarni, vice president and general manager of semiconductor practice at eInfochips. "It reflects our deep expertise and positions us to offer an expanded range of design and testing services, utilizing Samsung's latest process technologies. eInfochips brings extensive silicon design experience and a track record of successful tape-outs across 180nm to 3nm process technologies to this ecosystem."
Share on:
Suggested Items
Bridging the Gap Between PCB Designers and Fabricators
04/03/2025 | Stephen V. Chavez, Siemens EDAWith today’s advanced EDA tools, designing complex PCBs in the virtual world does not necessarily mean they can be built in the real world. This makes the relationship between a PCB designer and a fabricator pivotal to the success of a project. In keeping with solid design for manufacturing (DFM) practices, clear and frequent communication is needed to dial and lock in design constraints that meet expectations while addressing manufacturing concerns.
IPC APEX EXPO Newcomer: Faith DeSaulnier of TTM Technologies
04/03/2025 | I-Connect007 Editorial TeamDuring the Newcomer’s Welcome Reception at IPC APEX EXPO, the I-Connect Editorial Team spoke with several first-time attendees. The following is our interview with Faith DeSaulnier, a process engineer based at TTM Technologies’ facility in Forest Grove, Oregon.
Ansys Semiconductor Solutions Certified by TSMC for Reliable, Accurate Analysis of Evolving Chip Designs
04/03/2025 | PRNewswireAnsys announced that PathFinder-SC is certified as a new ESD analysis solution for customers designing with TSMC's N2 silicon process technology. PathFinder-SC delivers a novel verification solution that provides superior capacity and performance, easily accommodating large designs in the cloud.
Real Time with... IPC APEX EXPO 2025: Insights into PCB Design and Manufacturing with Polar Instruments
04/03/2025 | Real Time with...IPC APEX EXPOErik Bateham discusses Polar's latest book, which enhances insights for PCB designers and manufacturers. The book, "The Designer's Guide to... More Secrets of High-Speed PCBs," features a guest chapter on 2D via design modeling. Erik highlights the industry's shift towards UHDI and the challenges in measuring at micron levels.
Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
04/03/2025 | Matt Stevenson -- Column: Connect the DotsI’ve been in this industry long enough to recognize red flags in PCB designs. When designers send over PCBs that look great on the computer screen but have hidden flaws, it can lead to manufacturing problems. I have seen this happen too often: manufacturing delays, yield losses, and designers asking, “Why didn’t anyone tell me sooner?” Here’s the thing: Minor design improvements can greatly impact manufacturing yield, and design oversights can lead to expensive bottlenecks. Here’s how to find the hidden flaws in a design and avoid disaster.