Imec Unveils Record-Low Loss 300mm RF Silicon Interposer for Sub-THz Systems
May 27, 2025 | ImecEstimated reading time: 2 minutes
At the IEEE ECTC 2025 conference, imec – a world-leading research and innovation hub in nanoelectronics and digital technologies – highlights the exceptional performance and flexibility of its 300mm RF silicon interposer platform. The platform enables seamless integration of RF-to-sub-THz CMOS and III/V chiplets on a single carrier, achieving a record-low insertion loss of just 0.73dB/mm at frequencies up to 325GHz. This advancement paves the way for compact, low-loss, and scalable next-generation RF and mixed-signal systems.
In pursuit of advanced applications – from wireless data centers and high-resolution automotive radar to pluggable optical transceivers and ultra-high-speed wireless USB solutions for short-range device-to-device communications – industry momentum is rapidly shifting to mmWave (30-100GHz) and sub-THz (100-300GHz) frequency bands.
However, unlocking the potential of these higher frequencies requires components that combine the high output power and drive capabilities of III/V materials with the scalability and cost-efficiency of CMOS technology – all integrated on a single carrier. This is where chiplet-based heterogeneous systems, built on RF silicon interposer technology, make the difference – enabling the seamless integration of digital and RF components.
A 300mm RF Si interposer with record-low insertion loss of 0.73dB/mm at 325GHz
At last year’s IEDM, imec reported a breakthrough in the hetero-integration of InP chiplets on a 300mm RF Si interposer – at frequencies up to 140GHz. Now, at ECTC 2025, imec announces a new milestone: using the same Si interposer platform, it has demonstrated a record-low insertion loss of just 0.73dB/mm at frequencies up to 325GHz.
“What sets our approach apart is the ability to mix and match digital, RF-to-sub-THz CMOS technology nodes with a wide variety of III/V chiplets – not limited to InP, but also including SiGe, GaAs, and others,” said Xiao Sun, principal member of technical staff at imec.
The platform’s digital interconnects benefit from Cu damascene back-end-of-line (BEOL) processing, while mmWave signal paths employ transmission lines on a low-loss RF polymer layer. Additionally, high-quality passive components – such as inductors – are integrated directly onto the RF silicon interposer, reducing the active chip area, lowering costs, and ensuring compact, low-loss RF interconnects for improved performance.
Imec’s technology combines RF/microwave links (with 5µm line width and 5µm spacing), with high-density digital interconnects (with 1µm/1µm line/spacing), and a fine flip-chip pitch of 40µm – with efforts underway to scale down to 20µm. Together, these features enable high integration density and a compact footprint.
The path forward: opening the platform to partners for prototyping
As a next step, Xiao Sun and her team are preparing to augment the platform with additional features – including through-silicon vias, back-side redistribution layers, and MIMCAPs for supply decoupling. In parallel, imec is preparing to open its RF interposer R&D platform to partners for early assessment, system validation, and prototyping – amongst others by making it accessible via NanoIC, imec’s sub-2nm pilot line as part of the EU Chips Act.
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
Designers Notebook: Heterogeneous Interposer Design Challenge, Part 3
03/16/2026 | Vern Solberg -- Column: Designer's NotebookIn just about any industry, time-to-market will establish the difference between the leaders and followers. Any new electronic product introduced into the market must meet or exceed stated performance criteria and provide reliable service to the end user experience. The original single-core monolithic system-on-chip developed for the earlier, less complex applications has long been superseded by the more sophisticated multiple-core variations.
Designers Notebook: Heterogeneous Interposer Design Challenge, Part 2
02/16/2026 | Vern Solberg -- Column: Designer's NotebookAs the need grows for higher processing speed and the expanded functionality required for newer generations of central processing units (CPUs), the necessity for higher-density interconnect solutions is paramount. The current trend toward furnishing a single, monolithic system-level semiconductor package has become a serious yield issue in fabrication. For example, with all of the peripheral supporting functions on a single die platform, wafer fabrication yields are often below target and, although the CPU portion of a monolithic semiconductor may be perfect, if one or more of the supporting functions on the same die fails, the entire processor unit must be discarded.
Diamond Quanta Launches Adamantine Thermal, Advancing Packaging Roadmap Post-CES 2026
01/19/2026 | BUSINESS WIREDiamond Quanta announced Adamantine Thermal™, an engineered-diamond thermal platform designed for integration into advanced packaging workflows and heterogeneous semiconductor systems.
Voices of the Industry Podcast Examines Ceramic Substrates and Collaborative Manufacturing With Remtec
01/08/2026 | I-Connect007Ceramic substrates continue to gain attention as electronics designers seek performance, reliability, and thermal advantages beyond traditional PCB materials. In the latest episode of Voices of the Industry, host Nolan Johnson welcomes Brian Buyea, president of Remtec, for an in-depth discussion on why ceramic substrates are an increasingly compelling option.
AI Boom Drives Demand for Ultra-Large Packaging as ASICs Expected to Shift from CoWoS to EMIB
11/25/2025 | TrendForceTrendForce’s latest investigations reveal that the rapid expansion of AI and HPC is increasing the need for heterogeneous integration, positioning advanced packaging as a strategic priority.