Knocking Down the Bone Pile: Revamp Your Components with BGA Reballing
Global Sourcing Spotlight: Balancing Speed and Flexibility Without Sacrificing Control
SMT Perspectives & Prospects: Artificial Intelligence Part 6: Data Module 1
AI Triggers Next Paradigm Shift in PDN
October 23, 2025 | Istvan Novak, SamtecEstimated reading time: 1 minute
Artificial intelligence (AI), together with machine learning (ML), is creating an unprecedented surge of computing and networking infrastructure needs. This, in turn, has dramatically increased the power consumption of computing and networking chips. Traditional design and validation methods no longer seem to cope with the new challenges; a paradigm shift is underway in how we design, optimize, and validate our system’s power distribution network (PDN).
During my career in electronics design, the first paradigm shift happened in the late 1990s, when the central processing units (CPUs) in computers grew in complexity and suddenly required tens of amperes of core current. Very early computer boards (before the 1990s) did not need any specific power distribution design. This is illustrated in Figure 1, which shows a diode-transistor logic (DTL) card from computing equipment made in the 1970s. It was on a two-sided board, with no ground plane and no bypass capacitor.
Many of us remember the prevailing rule of thumb from the 1980s: Place a 0.1 μF ceramic capacitor across the power-ground pins of each logic chip, usually in dual-in-line (DIL) package. However, by the mid-1990s, the current transients of CPU core rails required a new approach, and power-ground plane pairs replaced the power-ground traces. As a result, the number and values of bypass capacitors increased, and a systematic frequency-domain design approach was developed. It was based on a calculated impedance target for the power distribution network.
Continue reading this article in the October 2025 issue of Design007 Magazine.
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
PDN Optimization: Balancing Performance and Cost in SoC Designs
10/22/2025 | Zach Caprai. Siemens EDAThis article demonstrates advanced PDN optimization techniques through a real-world case study of AMD’s Versal adaptive SoC platform. Using the VCK190 evaluation kit featuring the Versal AI Core series VC1902 device, I’ll explore how effective PDN design and optimization can help meet demanding technical specifications while addressing essential business goals.
Beyond Design: The Fundamental Structure of Spectral Integrity
10/21/2025 | Barry Olney -- Column: Beyond DesignImpedance can be characterized in both the time and frequency domains. In the time domain, it influences how electromagnetic energy propagates through interconnects, affecting signal integrity and waveform fidelity. In the frequency domain, AC impedance determines how well the network can suppress noise and deliver clean power at a range of frequencies. AC impedance shapes how power rails respond to transient loads.
NOVOSENSE, UAES and Innoscience Advance Power Electronics for New Energy Vehicles
10/20/2025 | PRNewswireThe partnership focuses on developing next-generation intelligent integrated Gallium Nitride (GaN) products. Leveraging their combined expertise, the new devices will deliver more reliable GaN driving and protection features, enabling higher power density and paving the way for wider adoption in automotive systems.
Keysight Completes Acquisition of Synopsys’ Optical Solutions Group and Ansys’ PowerArtist
10/17/2025 | Keysight Technologies, Inc.Keysight Technologies, Inc., announced the completion of its acquisitions of the Optical Solutions Group from Synopsys, Inc., and PowerArtist from Ansys, Inc.
TI’s New Power-management Solutions Enable Scalable AI Infrastructures
10/14/2025 | Texas InstrumentsTexas Instruments (TI) debuted new design resources and power-management chips to help companies meet growing artificial intelligence (AI) computing demands and scale power-management architectures from 12V to 48V to 800 VDC.