Beyond IPC-2152: Creating Technology-specific Current-carrying Capacity Design Charts Using Thermal Modeling
January 29, 2026 | Mike Jouppi, Thermal Management LLCEstimated reading time: 1 minute
Designers commonly size traces using online calculators based on IPC-2221 or IPC-2152 charts, selecting width and thickness for a given current and allowable temperature rise (ΔT). Consideration is given to parallel conductors, although this is not a practical evaluation method for most designs. An important aspect of trace heating, especially groups of traces, is the power dissipated by the conductors. Unfortunately, the power dissipation or a method for accounting for power losses in the traces/conductors or planes is not straightforward.
The thermal design of a PCB must consider all components, their power requirements, board material, board stackup, mounting conditions, environmental conditions, and trace/conductor power losses. PCB thermal analysis considers both steady state and transient conditions. We will discuss steady-state trace heating.
It's a common practice to determine a trace size based on current, steady-state temperature rise, and trace cross-sectional area. The issue is that the IPC chart temperature rise is much higher than what would be found for most designs. Additionally, trace power is not initially assessed, leaving a significant amount of power, especially in high-current designs, to be managed later in the design cycle.
Consider a previous PCB design used to create design charts for that PCB technology. A process for creating technology-specific design charts (TSDC) can be used to develop conductor sizing design charts that account for all PCB thermal design parameters. This provides a lot of new insights into your board technology. This process for generating PCB-specific current-capacity charts is documented in U.S. Provisional Patent 63/875,465.
It’s possible to evaluate the varying current-carrying capability around different areas of the board that have more or less copper. Design charts can be made for many different environmental conditions, such as on a lab bench or for worst-case operating conditions. A previous design is not necessary; it simply minimizes iterations and provides the designer with a lot more useful information.
To continue reading this article, which originally appeared in the January 2026 I-Connect007 Magazine, click here.
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Spirit Electronics Named Authorized Distributor for Microchip Technology
04/17/2026 | Globe NewswireSpirit Electronics, a vertically integrated electronics design and manufacturing solutions provider serving the military and aerospace markets, announced that it has been designated as an authorized distributor for the Americas for Microchip Technology, a broadline supplier of semiconductors committed to making innovative design easier through total system solutions.
Cadence, NVIDIA Expand AI & Accelerated Computing Partnership
04/17/2026 | Cadence Design Systems, Inc.At CadenceLIVE Silicon Valley 2026, Cadence announced an expanded partnership with NVIDIA to deliver accelerated solutions across agentic AI, physics-based simulation and digital twins to unlock new levels of productivity and accelerate next‑generation engineering design flows across semiconductor design, physical AI systems and hyperscale AI factories.
Teradyne Acquires TestInsight, Accelerating Time to Market for AI and Data Center Devices
04/16/2026 | BUSINESS WIRETeradyne, Inc., a leading provider of automated test equipment (ATE) and advanced robotics, announced it has acquired TestInsight, a leading provider of semiconductor test development, validation, and conversion software widely used across the industry.
Cadence, Google Scale AI Chip Design with ChipStack on Google Cloud
04/16/2026 | Cadence Design SystemsCadence, an industry leader in AI-driven computational software for semiconductor and system design, announced a strategic collaboration with Google to optimize the Cadence® ChipStack™ AI Super Agent with Gemini on Google Cloud.
ESD Alliance Reports Electronic System Design Industry Posts $5.5 Billion in Revenue in Q4 2025
04/15/2026 | SEMIElectronic System Design (ESD) industry revenue increased 10.3% to $5,466.3 million in the fourth quarter of 2025 from the $4,955.2 million registered in the fourth quarter of 2024, the ESD Alliance, a SEMI Technology Community, announced today in its latest Electronic Design Market Data (EDMD) report.