Astera Labs Opens Israel Design Center to Boost AI Connectivity Expansion
February 13, 2026 | Astera Labs, Inc.Estimated reading time: 3 minutes
Astera Labs, Inc., a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, announced a significant expansion of its global engineering operations with the establishment of an advanced research and development center in Israel. The new design center will accelerate the development of Astera Lab’s next-generation scale-up fabrics for high-bandwidth connectivity protocols, while also advancing technical research and development to address memory bottlenecks in AI training and inference applications. Semiconductor industry veteran Guy Azrad, senior vice president of engineering and general manager of Astera Labs Israel will lead the new Israel operations, and will be supported by Ido Bukspan as vice president of ASIC engineering.
Astera Labs is expanding its global engineering footprint with the new Israel design center as a strategic investment in one of the world’s premier semiconductor ecosystems. The new center creates an end-to-end facility for advanced research and development of connectivity solutions in Israel that aims to solve critical data, network, and memory bottlenecks. Through collaborations with leading Israeli universities and the venture ecosystem, the design center is expected to serve as a hub to advance technologies critical to support next-generation AI infrastructure worldwide.
“We’re building an engineering team with a strong focus on execution, covering hardware, silicon, and software solutions, to support the growing adoption of Astera Labs’ Intelligent Connectivity Platform,” said Guy Azrad, senior vice president of Engineering and general manager of Astera Labs Israel. “With offices in Tel Aviv and Haifa, the new Israel design center will look to tap into the region’s world-class engineering talent to focus on the full chip design flow—from architecture through production, including software and system design for cutting-edge AI fabrics and emerging inference applications.”
Guy Azrad brings extensive semiconductor leadership experience in high-speed networking, compute, and Ethernet technologies to his role as general manager of the Israel design center. He most recently served as vice president of chip design engineering at Google, where he led silicon development for compute applications. Prior to Google, he held senior engineering leadership roles at Marvell, where he was senior vice president of the company’s global Ethernet switching division, overseeing development of advanced networking solutions deployed across data centers worldwide. His career spans deep expertise in developing advanced networking system-on-chips (SoCs), building and scaling large-scale chip design organizations across multiple geographies, and delivering complex silicon solutions from architecture through production. Azrad has been instrumental in bringing multiple generations of high-performance networking products to market.
The Israel design center expansion is further strengthened by the addition of Ido Bukspan, who joins Astera Labs as vice president of ASIC Engineering to support the company’s scale-up fabric development initiatives. Bukspan brings over two decades of networking and semiconductor expertise from his combined tenure at Mellanox Technologies and NVIDIA, where he spent 20+ years and rose to the position of senior vice president of Chip Design, building high-performance InfiniBand, Ethernet, and NVLink solutions that helped transform the data center industry and enable modern AI infrastructure. Most recently, Bukspan served as CEO of Pliops, a data acceleration technology company, where he led the organization’s strategic direction and product development for KV-cache applications.
“Israel has been defining networking innovation for decades, from those formative years when we were proving what was possible to today’s AI-driven transformation,” said Ido Bukspan, vice president of ASIC Engineering at Astera Labs. “I see the same drive, the same intensity to deliver highly performant connectivity solutions at Astera Labs. Together, we’re taking AI connectivity to the next level. Come join us.”
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
New Book Explores How UV Technology Is Transforming Electronics Protection, Efficiency, and Sustainability
03/06/2026 | I-Connect007I-Connect007 announces the release of The Printed Circuit Designer’s Guide to…™ UV Curable Conformal Coatings. Authored by respected industry technologists Brian Chislea and Cody Schoener, PhD, of Dow, Inc., this new book offers a comprehensive exploration of UV-curable conformal coatings and their expanding role in improving the protection, performance, and sustainability of electronic assemblies.
Making AI Practical for PCB Design
03/05/2026 | Steve Watt, ZukenArtificial intelligence has entered nearly every corner of engineering software. In PCB design, however, meaningful adoption has been slower and for good reason. Unlike image generation or text analysis, PCB layout is not a data-rich, rules-light problem. It is a precision-driven engineering discipline in which creativity, accuracy, and strict compliance with constraints must coexist. Zuken’s work on AI-assisted PCB design reflects this reality. Rather than positioning AI as a replacement for engineering expertise, our CR-8000 Autonomous Intelligent Place and Route (AIPR) applies machine learning selectively in ways that align with how designers actually think and work.
Professional Development Courses for Every Electronics Manufacturing Sector
03/05/2026 | I-Connect007 Editorial TeamProfessional Development Courses at APEX EXPO are designed to give electronics professionals focused, instructor-led learning that connects directly to today’s manufacturing realities. The courses are offered Sunday, Monday, and Thursday, and allow attendees to build new skills while still taking part in the broader APEX EXPO experience.
Rethinking Test Strategy: New Book Tackles DFT for Today’s Complex Electronics
03/06/2026 | I-Connect007I-Connect007 proudly announces the release of The Printed Circuit Assembler’s Guide to… Design for Test: A Practical Guide to Test and Inspection. This comprehensive guide explores smarter access strategies for today’s high-density designs, including boundary scan, built-in self-test (BIST), flying probe, in-circuit test (ICT), and functional testing. Central to the book is the PCOLA-SOQ framework, a structured, measurable method for evaluating inspection and test coverage at both the component and pin levels.
Future Electronics, SnapMagic Announce CAD Model Integration to Support Faster Design Cycles
03/04/2026 | SnapMagicFuture Electronics, a leading global distributor of electronic components, and SnapMagic, a provider of CAD models and design enablement tools for electronic components, have announced the launch of integrated SnapMagic CAD models across the Future Electronics global online catalog.