Astera Labs Opens Israel Design Center to Boost AI Connectivity Expansion
February 13, 2026 | Astera Labs, Inc.Estimated reading time: 3 minutes
Astera Labs, Inc., a leader in semiconductor-based connectivity solutions for rack-scale AI infrastructure, announced a significant expansion of its global engineering operations with the establishment of an advanced research and development center in Israel. The new design center will accelerate the development of Astera Lab’s next-generation scale-up fabrics for high-bandwidth connectivity protocols, while also advancing technical research and development to address memory bottlenecks in AI training and inference applications. Semiconductor industry veteran Guy Azrad, senior vice president of engineering and general manager of Astera Labs Israel will lead the new Israel operations, and will be supported by Ido Bukspan as vice president of ASIC engineering.
Astera Labs is expanding its global engineering footprint with the new Israel design center as a strategic investment in one of the world’s premier semiconductor ecosystems. The new center creates an end-to-end facility for advanced research and development of connectivity solutions in Israel that aims to solve critical data, network, and memory bottlenecks. Through collaborations with leading Israeli universities and the venture ecosystem, the design center is expected to serve as a hub to advance technologies critical to support next-generation AI infrastructure worldwide.
“We’re building an engineering team with a strong focus on execution, covering hardware, silicon, and software solutions, to support the growing adoption of Astera Labs’ Intelligent Connectivity Platform,” said Guy Azrad, senior vice president of Engineering and general manager of Astera Labs Israel. “With offices in Tel Aviv and Haifa, the new Israel design center will look to tap into the region’s world-class engineering talent to focus on the full chip design flow—from architecture through production, including software and system design for cutting-edge AI fabrics and emerging inference applications.”
Guy Azrad brings extensive semiconductor leadership experience in high-speed networking, compute, and Ethernet technologies to his role as general manager of the Israel design center. He most recently served as vice president of chip design engineering at Google, where he led silicon development for compute applications. Prior to Google, he held senior engineering leadership roles at Marvell, where he was senior vice president of the company’s global Ethernet switching division, overseeing development of advanced networking solutions deployed across data centers worldwide. His career spans deep expertise in developing advanced networking system-on-chips (SoCs), building and scaling large-scale chip design organizations across multiple geographies, and delivering complex silicon solutions from architecture through production. Azrad has been instrumental in bringing multiple generations of high-performance networking products to market.
The Israel design center expansion is further strengthened by the addition of Ido Bukspan, who joins Astera Labs as vice president of ASIC Engineering to support the company’s scale-up fabric development initiatives. Bukspan brings over two decades of networking and semiconductor expertise from his combined tenure at Mellanox Technologies and NVIDIA, where he spent 20+ years and rose to the position of senior vice president of Chip Design, building high-performance InfiniBand, Ethernet, and NVLink solutions that helped transform the data center industry and enable modern AI infrastructure. Most recently, Bukspan served as CEO of Pliops, a data acceleration technology company, where he led the organization’s strategic direction and product development for KV-cache applications.
“Israel has been defining networking innovation for decades, from those formative years when we were proving what was possible to today’s AI-driven transformation,” said Ido Bukspan, vice president of ASIC Engineering at Astera Labs. “I see the same drive, the same intensity to deliver highly performant connectivity solutions at Astera Labs. Together, we’re taking AI connectivity to the next level. Come join us.”
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
American Standard Circuits Manufactures IC Substrate Designs Featuring 5–7 Stacked Microvias
02/13/2026 | American Standard CircuitsAmerican Standard Circuits (ASC), a leading U.S. manufacturer of advanced printed circuit board solutions, has successfully manufactured and shipped multiple IC substrate designs incorporating 5 to 7 stacked microvias using the company’s advanced Ultra High Density Interconnect (UHDI) manufacturing platform.
EIPC Winter Conference Review: From Innovation to Qualification
02/13/2026 | Pete Starkey, I-Connect007Refreshed after a reasonably early night and a restful sleep, delegates dutifully re-assembled for Day 2 and Session 4 of EIPC’s Winter Conference in Aix-en-Provence on Feb. 4, “Driving the Future: Innovation, Energy, and Sustainability in PCB Technology.” The theme of this session, moderated by EIPC board member Martyn Gaudion, CEO of Polar Instruments, was “From innovation to qualification: New materials, processes and applications.” His first speaker was Steve Driver, whose presentation was entitled “Ideation > Certification > Qualification > Integration” and subtitled “The journey of a disruptor.”
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
02/13/2026 | Michelle Te, I-Connect007This week, I’ve taken some extra time to better learn some video and photo editing software programs we use at I-Connect007. You’ll want to check out my LinkedIn video to see how I brought my avatar to life for this week’s must-reads! The items I’m highlighting this week are also about learning something new, from Pete Starkey’s thorough three-day review of the EIPC Winter Conference in Aix-en-Provence, France, to what’s on the horizon for advanced electronics packaging. I also share details about the new Design Village at APEX EXPO 2026, preview a new column from Remtec’s Chandra Gupta, and discuss why marketing isn’t a one-and-done deal.
Proper Plane Design Techniques
02/12/2026 | I-Connect007 Editorial TeamContinuing our discussion from the November issue of Design007 Magazine on proper plane design, Kris Moyer, an instructor for the Global Electronics Association, shares techniques he teaches his PCB design students to use. When it comes to plane design, there are several challenges with modern high-speed designs. Planes, or more specifically, mirror/return paths, are critical to proper controlled impedance transmission line design. Additionally, to mitigate high-speed switching “noise,” the use of planar capacitance is now necessary and critical.
PCB Design in 2026 and Beyond
02/12/2026 | Filbert Arzola, RaytheonWe asked several experts in PCB design and fabrication about the pressures shaping PCB fabrication today, including speed, density, geopolitics, and relentless technological complexity. The results were valuable insights about where we are, where we’re headed, and importantly, what it will take to get there. Here is Filbert (Fil) Arzola's view of what will be most important and influential for PCB designers going into 2026 and beyond.