-
-
News
News Highlights
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueSales: From Pitch to PO
From the first cold call to finally receiving that first purchase order, the July PCB007 Magazine breaks down some critical parts of the sales stack. To up your sales game, read on!
The Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
Next-Generation Ultra-Thin HDI PCB Manufacturing Challenges
May 11, 2015 | Tarja Rapala-Virtanen, Erkko Helminen and Timo Jokela, TTM Technologies Inc.Estimated reading time: 2 minutes

High-density interconnection (HDI) PCB technology is advancing to enable increased miniaturization and functionality of products such as smartphones, tablet computers and wearable devices. This dictates continual reduction in feature size for conductor line width and spacing, micro-via pad diameter and pitch, and conductor and insulating layer thickness to accommodate more components and layers without increasing size, weight or volume of the PCB assembly. Furthermore, as wireless data transmission bandwidth and processing speed increase, electrical performance of the PCBs becomes ever more critical.
Just as the IC industry met serious roadblocks in feature scalability to keep pace with Moore’s law of doubling performance improvement, so the PCB industry now faces challenges in basic process capability and material properties to continue delivering improvements in interconnection density and electrical performance on their forecast trajectories. Even in the state-of the-art process node for all-layer-via (ALV) HDI design, limitations in process scalability and escalating factory cost raise questions about diminishing returns in packaging density and performance.
In particular, the industry faces significant challenges increasing PCB layer count and reducing thickness as individual insulation layers cross the 50 micron threshold, where degradation of dimensional stability and electrical performance (particularly signal impedance and resistance to leakage) accelerate, and increasing signal routing density below the 40 micron line width threshold where conventional subtractive technology fails and additive technology remains too costly and small in production scale to be a practical alternative.
While the increased use of sophisticated and adaptable automation such as laser direct imaging (LDI), sub 100 micron laser vias (LDD) and increased use of vision technology offer some improvements, escalating cost and hard limits in material performance suggest we need to focus on the fundamentals to make the system more robust, capable and affordable.
This paper will describe the recent challenges and developments in manufacturing ALV HDI technology to meet the needs for high volume, robust, reliable, and cost competitive solutions for electronic packaging.
Introduction
As the popularity of social media surges, increasingly communication is done through smart phones or tablets. Social media is now also a crucial part of any successful businesses marketing plan. It offers us a platform to interact with existing and potential customers and can often provide us with feedback and new ideas. That means the amount of data transferred has increased considerably in recent years and will continue. Subsequent increases in functionality, together with reduction in component size, have been the main drivers for PCB development. Semiconductor technology progresses at an almost exponential rate, typically doubling in functionality every couple of years and is expected to continue at this pace for several years to come.
When comparing typical rigid PCB structure used for the first mobile phones with current state of the art PCBs for smart phones, one can see tremendous differences. It can be said that miniaturization has been the predominant trend over the years. While the external dimensions of phones have not greatly changed, component and PCB size shrink to accommodate greater functionality has been remarkable; in a typical smart phone or tablet, a majority of space is occupied by displays and batteries as the remaining electronics have been downsized and integrated into small, compartmentalized spaces.
Editor's Note: This article originally appeared in the April issue of The PCB Magazine.
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
Brent Laufenberg Appointed CIO of the Global Electronics Association, Advancing Technology and Member Services
07/31/2025 | Global Electronics AssociationThe Global Electronics Association (formerly IPC International Inc.) announces the appointment of Brent Laufenberg as its new Chief Information Officer (CIO).
Microchip Enters into Partnership Agreement with Delta Electronics on Silicon Carbide Solutions
07/18/2025 | Globe NewswireThe growth of artificial intelligence (AI) and the electrification of everything are driving an ever-increasing demand for higher levels of power efficiency and reliability.
ViTrox’s HITS 5.0 Empowers Global Partners with Innovative Solutions and Stronger Bonds
07/16/2025 | ViTroxViTrox, strives to be the World’s Most Trusted Technology Company, proudly announces the successful conclusion of its fifth edition of High Impact Training for Sales (HITS 5.0), held from 23rd to 27th June 2025 at ViTrox Campus 2.0 and 3.0, located in Batu Kawan Industrial Park, Penang, Malaysia.
Global Citizenship: The Global Push for Digital Inclusion
07/16/2025 | Tom Yang -- Column: Global CitizenshipIt can be too easy to take the technology at our fingertips for granted: high-speed internet, cloud-based collaboration, and instant video calls across continents. Yet, for billions of people, access to these digital tools is a distant dream. As a global community, we must ensure that technology is available to all. Here is how technology is bridging physical, economic, and educational gaps in underserved regions and profoundly reshaping lives.
Microchip Expands Space-Qualified FPGA Portfolio with New RT PolarFire® Device Qualifications and SoC Availability
07/10/2025 | MicrochipContinuing to support the evolving needs of space system developers, Microchip Technology has announced two new milestones for its Radiation-Tolerant (RT) PolarFire® technology: MIL-STD-883 Class B and QML Class Q qualification of the RT PolarFire RTPF500ZT FPGA and availability of engineering samples for the RT PolarFire System-on-Chip (SoC) FPGA.