-
- News
- Books
Featured Books
- I-Connect007 Magazine
Latest Issues
Current Issue
From Silos to Systems: 2026 and Beyond
Welcome to the debut issue of I-Connect007 Magazine. This publication brings all of the pieces together from PCB design and fabrication for a closer alignment and a more integrated electronics manufacturing landscape.
The Automation Advantage
In this issue, we discover how AI, machine learning, and practical factory automation are reshaping PCB fabrication, and where these tools can meaningfully move your business forward.
Thank you, Columnists
This month, we give thanks to our columnists—the brilliant minds who share their expertise, experiences, and passion for the PCB industry. Meet the people behind the pages, learn what drives them, and discover their personal stories.
- Articles
- Columns
- Links
- Media kit
||| MENU - I-Connect007 Magazine
An Examination of Glass-fiber and Epoxy Interface Degradation in Printed Circuit Boards
July 12, 2019 | Bhanu Sood, Michael Osterman, and Michael Pecht, Center for Advanced Life Cycle EngineeringEstimated reading time: 9 minutes
Multilayer organic laminates, which make up over 90% of the interconnecting substrates in electronics (standard FR-4 represents 85% of the substrates used for laminates), can develop a loss of electrical insulation resistance between two biased conductors due to conductive filament formation. The probability of conductive filament formation is a function of the temperature, moisture content, voltage bias, manufacturing quality and processes, materials, and other environmental conditions and physical factors.
With increases in design density and tighter spacing between conductors, the probability of failure due to conductive filament formation (CFF) in printed circuit board (PCB) electronic assemblies has increased. CFF is a failure observed within glass-reinforced epoxy PCB laminates caused by an electrochemical process involving the ionic transport of a metal through or across a non-metallic medium under the influence of an applied electric field [1 & 2]. The growth of the metallic filament is a function of temperature, humidity, voltage, laminate materials, manufacturing processes, and the geometry and spacing of the conductors [2]. The growth of these filaments can cause an abrupt loss of insulation resistance between the conductors under a DC voltage bias.
A statistical examination of field returns and root cause analysis performed at the Center for Advanced Life Cycle Engineering (CALCE) at the University of Maryland shows that failures in PCBs account for a significant percentage of field returns in electronic products and systems. Studies on CFF [2 & 3] have found that path formation in a PCB is often along the glass fiber to epoxy matrix interface (Figure 1).
Figure 1: Schematic describing CFF growth [3].
Delamination along the fiber-resin interface can occur as a result of stresses generated under thermal cycling due to coefficient of thermal expansion (CTE) mismatch between the glass fiber (CTE = ~5.5 ppm/°C) and the epoxy resin (CTE = ~65 ppm/°C) (Figure 2). CFF can take place in the plated through-hole to plated through-hole (PTH-PTH), PTH-plane, and trace-trace geometries.
Figure 2: CFF growth path along the glass fiber and resin interface [3].
A two-step model was developed to explain the growth of conductive filaments at the resin-glass interface in PCBs [1 & 3] where degradation of the resin-glass interfacial bond first occurs, followed by an electrochemical reaction. According to Lando [2], the path required for the transportation of metal ions formed by the degradation of the resin-glass interfacial bond results from the mechanical release of stresses, poor glass treatment, hydrolysis of the silane glass finish, or stresses originating from moisture-induced swelling of the epoxy resin.
Path formation was reported to be independent of bias; however, humidity was identified as a contributing factor towards degradation. After path formation, the PCB is viewed as an electrochemical cell. In this cell, the copper conductors are the electrodes, the absorbed water is the electrolyte, and the driving potential for the electrochemistry is the operating or test potential of the circuit. The electrode reactions for the metal migration are:
At the anode:
Equation 1:
Equation 2:
At the cathode:
Equation 3:
Pathway Formation in CFF
In PCBs, one manner in which the pathway between conductors is formed is through chemical hydrolysis of the silane glass finish or coupling agent. Past work has shown that the glass epoxy interface absorbs five to seven times more moisture than the bulk epoxy [5]. A common cross-linking agent used in FR-4 and many other epoxy-based laminated systems is dicyandiamide, or dicy. Dicy and glass surfaces are both hydrophilic. This combination of a hydrophilic surface and cross-linking agent is one of the factors responsible for the degradation of the glass fiber-epoxy resin interface due to hydrolysis. Williams [6] has shown that PCBs manufactured with non-dicy cross-linked epoxy resins are more resistance to CFF failures than PCBs manufactured with dicy cross-linked epoxy resins.
Organosilanes are bifunctional molecules that act as adhesion promoters, crosslink agents, and moisture scavengers in adhesive and sealant products [7]. Silane adhesion promoters act as molecular bridges between two chemically different materials and have been shown to dramatically improve the adhesion of polymeric resins to substrates such as glass, silica, alumina, or active metals.
Page 1 of 3
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
Powering the Future: From Thick-Film to DBC—Understanding the Evolution of Ceramic Packaging
02/11/2026 | Brian Buyea -- Column: Powering the FutureCeramic packaging has quietly powered the electronics revolution for more than half a century. From the earliest thick-film hybrids to today’s direct bond copper (DBC) substrates and metallized aluminum nitride, every step forward in ceramic technology has pushed the limits of reliability, power density, and performance. It’s essential for every design engineer building the next generation of electronic systems to understand this evolution.
Fresh PCB Concepts: Cost Stability in a Period of Copper and Gold Volatility
02/12/2026 | Team NCAB -- Column: Fresh PCB ConceptsAnyone who works with PCBs in any capacity right now can feel that copper and laminate prices are not stagnant, gold price is increasing even faster, and the impact shows up quickly on PCB quotations. For many design teams, this feels like a force outside their control. Raw materials go up, and the board cost goes with it. I want to highlight that many of these swings are manageable.
Connect the Dots: The Future of Designing for Reality—Pattern Plating
02/05/2026 | Matt Stevenson -- Column: Connect the DotsLast month, I discussed the outer-layer imaging process and offered tips for designers to help ensure smooth manufacturing and high-quality output. The next step in the manufacturing process is copper pattern plating, where fabrication can be tricky, and design precision is even more important. The board is now ready to have the copper traces, through-holes, vias, pads, and other elements specified in the original CAD design plated to copper thickness requirements. I will identify some key design considerations for pattern plating, break down the process, and offer design tips for a successful outcome.
PCBAIR Upgrades Heavy-Copper PCBs to Solve AI Thermal Bottlenecks
01/20/2026 | PRNewswireAs computational demands for AI models surge, the hardware powering them faces a critical physical limitation: thermal management.
TÜV Rheinland Advances Electronics Supply Chain Traceability
01/13/2026 | BUSINESS WIREWith electronic devices being replaced at an ever-faster pace, global volumes of consumer e-waste continue to climb.