-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueProduction Software Integration
EMS companies need advanced software systems to thrive and compete. But these systems require significant effort to integrate and deploy. What is the reality, and how can we make it easier for everyone?
Spotlight on India
We invite you on a virtual tour of India’s thriving ecosystem, guided by the Global Electronics Association’s India office staff, who share their insights into the region’s growth and opportunities.
Supply Chain Strategies
A successful brand is built on strong customer relationships—anchored by a well-orchestrated supply chain at its core. This month, we look at how managing your supply chain directly influences customer perception.
- Articles
- Columns
- Links
- Media kit
||| MENU - smt007 Magazine
iNEMI Call for Participation Webinar Dec. 12
December 6, 2019 | iNEMIEstimated reading time: 1 minute
Flip chip electronic packages are commonly used to address today’s high-density interconnect needs. However, the formation of small voids (microvoids) can occur in solder-based flip chip joints during the assembly process and these voids tend to grow after multiple reflows. This can be a concern for certain applications that involve high electrical and thermal flux across the flip chip where void formation can have an impact on electromigration in the joint. The presence of a void can accelerate complete open failure due to electromigration.
This project will study voids in flip chip interconnect to determine their location and volume. It will also seek to understand how voiding in 1st level interconnect affects product reliability and what level of voiding is acceptable while maintaining reliability requirements. The project will have two distinct phases:
- Phase 1: Determine recommended inspection capabilities for micro-voids in 1st level interconnect materials
- Phase 2: Determine the relationship between voids and the electrical and mechanical reliability of the assembly
The project is expected to develop technical guidelines regarding acceptable voiding characteristics for flip chip interconnects that can be shared with industry and relevant standards bodies.
The 1st Level Interconnect Void Characterization Project is led by Lee Kor Oon (Intel) as project leader, with Sze Pei Lim (Indium) and Kiyoshi Ooi (Shinko) as co-leaders. Click here for additional project information.
Call-for-Participation Webinars
If you are interested in this project, please join us for one of our call-for-participation webinars. These webinars are open to industry (iNEMI membership is not required). Participants must register in advance. Click on the links below to register. For additional information, please contact Masahiro Tsuriya (m.tsuriya@inemi.org).
Session 1 (APAC)
Date: December 12, 2019
Time: 10:00 a.m. JST (Japan)
9:00 a.m. CST (China)
8:00 p.m. EST (U.S.) on Dec. 11
5:00 p.m. PST (U.S.) on Dec. 11
Session 2 (Americas and EMEA)
Date: December 12, 2019
Time: 7:00 a.m. EST (U.S.)
1:00 p.m. CET (Europe)
8:00 p.m. CST (China)
9:00 p.m. JST (Japan)
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
Indium Experts to Deliver Technical Presentations at SMTA International
10/14/2025 | Indium CorporationAs one of the leading materials providers to the power electronics assembly industry, Indium Corporation experts will share their technical insight on a wide range of innovative solder solutions at SMTA International (SMTAI), to be held October 19-23 in Rosemont, Illinois.
Knocking Down the Bone Pile: Revamp Your Components with BGA Reballing
10/14/2025 | Nash Bell -- Column: Knocking Down the Bone PileBall grid array (BGA) components evolved from pin grid array (PGA) devices, carrying over many of the same electrical benefits while introducing a more compact and efficient interconnect format. Instead of discrete leads, BGAs rely on solder balls on the underside of the package to connect to the PCB. In some advanced designs, solder balls are on both the PCB and the BGA package. In stacked configurations, such as package-on-package (PoP), these solder balls also interconnect multiple packages, enabling higher functionality in a smaller footprint.
Indium to Showcase High-Reliability Solder and Flux-Cored Wire Solutions at SMTA International
10/09/2025 | Indium CorporationAs one of the leading materials providers in the electronics industry, Indium Corporation® will feature its innovative, high-reliability solder and flux-cored wire products at SMTA International (SMTAI), to be held October 19-23 in Rosemont, Illinois.
‘Create your Connections’ – Rehm at productronica 2025 in Munich
10/08/2025 | Rehm Thermal SystemsThe electronics industry is undergoing dynamic transformation: smart production lines, sustainability, artificial intelligence, and sensor technologies dominate current discussions.
Amplifying Innovation: New Podcast Series Spotlights Electronics Industry Leaders
10/08/2025 | I-Connect007In the debut episode, “Building Reliability: KOKI’s Approach to Solder Joint Challenges,” host Marcy LaRont speaks with Shantanu Joshi, Head of Customer Solutions and Operational Excellence at KOKI Solder America. They explore how advanced materials, such as crack-free fluxes and zero-flux-residue solder pastes, are addressing issues like voiding, heat dissipation, and solder joint reliability in demanding applications, where failure can result in costly repairs or even catastrophic loss.