Kneron Boosts On-Device Edge AI Computing Performance With Cadence Tensilica IP
September 2, 2020 | Business WireEstimated reading time: 1 minute
Cadence Design Systems, Inc. announced that Kneron, a leading provider of on-device edge AI solutions, has integrated the Cadence® Tensilica® Vision P6 DSP in its next-generation KL720, a 1.4TOPS AI system-on-chip (SoC) targeted for AI of things (AIoT), smart home, smart surveillance, security, robotics and industrial control applications. Demonstrating its continued leadership in the low-power, high-performance vision DSP market, the Tensilica Vision P6 DSP provides Kneron with up to 2X faster performance for computer vision and neural network processing compared to its prior-generation SoC, while delivering the power efficiency crucial for edge AI.
In designing the KL720, Kneron prioritized design flexibility and configurability for its customers, promoting seamless AI development and deployment when using the new platform. Through its scalable Xtensa® architecture and the Xtensa Neural Network Compiler (XNNC), the Tensilica Vision P6 DSP provided Kneron with the flexibility and compute efficiency to easily adapt to the demands of the latest algorithms on the edge.
“Removing hurdles and making AI algorithm deployment on our platform easy is key for us and our customers’ success as our mission is to enable AI everywhere, for everyone,” said Albert Liu, founder and CEO of Kneron. “The Tensilica Vision P6 DSP packs a lot of compute capacity to tackle the latest AI challenges. Additionally, Cadence’s electronic design automation full flow along with on-site support helped tremendously to speed up IP integration and reduce time to market.”
Part of the broader Tensilica AI IP offering at Cadence, the Tensilica Vision P6 DSP has been adopted by a number of leading companies in the mobile, AR/VR, AIoT, surveillance and automotive markets. It supports the company’s Intelligent System Design™ strategy, delivering pervasive intelligence.
Suggested Items
The Shaughnessy Report: Solving the Data Package Puzzle
05/12/2025 | Andy Shaughnessy -- Column: The Shaughnessy ReportIf you ask fabricators about their biggest challenges, they’ll often point at PCB designers—the readers of this magazine. Yes, you! Why is it so difficult to create the ideal data package? It’s a fairly straightforward task. But this part of the design process keeps tripping up designers, even those who started in the industry before Pink Floyd split up.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/09/2025 | Andy Shaughnessy, Design007 MagazineTrade show season is wrapping up as we head into summer. Where has the time gone? I hope you all get the chance to take a vacation this year, because I know you’ve earned one. Speaking of which, when was my last vacay? If I can’t remember, it’s probably time for one. It’s been a busy week in electronics, with fallout from the back-and-forth on tariffs taking up most of the oxygen in the room. We have quite an assortment of articles and columns for you in this installment of Must-Reads. See you next time.
Imec Coordinates EU Chips Design Platform
05/09/2025 | ImecA consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform.
New Issue of Design007 Magazine: Are Your Data Packages Less Than Ideal?
05/09/2025 | I-Connect007 Editorial TeamWhy is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal data package for your design.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.