GLOBALFOUNDRIES, Mentor Launch Semiconductor Verification Solution
September 24, 2020 | Globe NewswireEstimated reading time: 2 minutes
![](https://iconnect007.com/application/files/3016/3155/0641/Handshake.jpg)
GLOBALFOUNDRIES, a leading specialty foundry, announced at its annual Global Technology Conference (GTC) a significantly enhanced design for manufacturability (DFM) kit embedded with advanced machine learning (ML) capabilities. Developed in collaboration with Mentor, a Siemens business, the new industry-leading ML-enhanced DFM solution, built on Mentor’s Calibre® nmDRC platform, can provide customers with a more effective design and development experience and, ultimately, contribute to a faster time to market.
The new ML-enhanced DFM kit is launching as an update to the process design kit (PDK) for GF’s 12LP+ differentiated semiconductor solution. Built on a proven platform with a robust production ecosystem, 12LP+ is optimized for artificial intelligence (AI) training and inference applications, and is currently ready for production at GF’s Fab 8 in Malta, New York.
GF’s new ML-enhanced DFM solution is among the first of its kind in the industry. GF plans to roll out the capability to the PDKs of its 12LP and 22FDX® semiconductor platforms in Q4 2020.
“We are excited to launch this new enhancement, infused with advanced machine learning models, and provide our customers with a quicker overall DFM verification and an even more effective design experience – all toward the goal of successful prototyping and a faster time to market,” said Jim Blatchford, vice president of Technology Enablement at GF. “Our close partnership with Mentor helped enable the new enhancement to be seamlessly integrated into our 12LP+ PDK, and we look forward to rolling out additional machine learning-infused capabilities in the PDKs for our other specialty semiconductor solutions.”
“We are pleased to partner with GLOBALFOUNDRIES to incorporate machine learning based models into Calibre nmDRC for GF’s 12LP+ platform,” said Michael White, director of Physical Verification Product Management, Calibre Design Solutions, at Mentor. “Working together with GLOBALFOUNDRIES, we have incorporated machine learning into the design flow to help create a seamless transition for our mutual customers."
Following its founding in 2009, GF has pioneered a DFM checking platform, called DRC+, which combines pattern-matching tools from electronic design automation (EDA) software suited with a proprietary library of yield detractor patterns. DRC+ enables chip designers to preventively detect defective patterns, or hotspots, in early designs that could lead to manufacturing defects.
GF and Mentor have partnered to integrate GF-developed ML models into DRC+, to help amplify the ability of DRC+ to recognize new and previously unseen hotspot patterns and improve production yield. Trained by GF on silicon data collected during its manufacturing operations, the new ML-enhanced DFM kit has been validated and qualified to enable chip designers to more successfully discover and mitigate potential problems early in the design process.
Catching and addressing these hotspots in the development phase is critical for designers as they progress toward successful prototyping and scale manufacturing.
Suggested Items
I-Connect007 Editor's Choice: Five Must-Reads for the Week
09/06/2024 | Nolan Johnson, I-Connect007This week’s Top 5 starts with steps you can take to cultivate a culture of thriving. We also have bullish news from the global semiconductor sector, advice on how to tease out hidden cost drivers during the PCB design cycle, how the Altium-Ansys collaboration will affect design, and Happy Holden’s version of Occam’s Razor—three simple tools to keep your wet processes in line.
Impact of the Altium-Ansys Partnership on PCB Design
09/05/2024 | Josh Moore, AltiumThere’s a saying in electronics hardware design: “There are two types of electronics designers: those who have signal integrity problems and those who will.” This adage emphasizes the inevitability of encountering and the need to address signal integrity (SI) and power integrity (PI) issues.
Hidden Cost Drivers in PCB Design
09/05/2024 | Cherie Litson, CID+, Litson1 ConsultingI recently taught a CID+ course, and if you’ve ever taken a CID or CID+ course, you know that we discuss cost adders quite a bit. When I asked the class of 15 design engineers their ideas on the biggest cost adders, the first and strongest response: the project manager. Are you surprised by their answer? After over 40 years in the industry, I wasn’t. If you step back and look at the process of product development, you’ll see that many decisions that affect costs down the line really do take root with the project manager.
Altium, Mouser Team Up to Advance Electronics Education and Careers Worldwide
09/05/2024 | AltiumAltium LLC, a global leader in software and solutions for the electronics industry, and Mouser Electronics, a global authorized distributor of semiconductors and electronic components, are excited to announce a strategic partnership aimed at advancing electronics education and careers worldwide.
Young Professionals Spotlight: Process Engineer Kevin Dial, American Standard Circuits
09/05/2024 | Dan Beaulieu, D.B. Management GroupWhen I heard that my friends at American Standard Circuits had hired a new, fresh-out-of-college process engineer, I was anxious to meet him. Now, you get to read this interview. It’s a rare perspective of a young man new to our industry.