-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueTechnical Resources
Key industry organizations–all with knowledge sharing as a part of their mission–share their technical repositories in this issue of SMT007 Magazine. Where can you find information critical to your work? Odds are, right here.
The Path Ahead
What are you paying the most attention to as we enter 2025? Find out what we learned when we asked that question. Join us as we explore five main themes in the new year.
Soldering Technologies
Soldering is the heartbeat of assembly, and new developments are taking place to match the rest of the innovation in electronics. There are tried-and-true technologies for soldering. But new challenges in packaging, materials, and sustainability may be putting this key step in flux.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - smt007 Magazine
Design to Production Flow: DFT and Test Coverage Using Industry 4.0 Principles to Produce Good Products
December 1, 2021 | William Webb, ASTER TechnologiesEstimated reading time: 2 minutes

Achieving design for test (DFT) can be challenging for both design and test groups, as sometimes both expect that the other will be the one to manage DFT. The design and test groups might be in the same organization, or they could be an OEM vs. an EMS company. It works best if both the design and test groups are engaged in the process of DFT and trying to achieve the goal of the best test coverage and lowest rate of field returns.
Traditionally, design and test have operated in silos where there was not always the best communication, and at some point, the design was given to the test department to perform DFT. Often, due to project timelines and people working in different geographic regions, this means if some DFT concern was found, it may have been too late to address and resolve the issue. It is too late to wait until a board has gone through layout to begin DFT, as this needs to happen at the time of schematic capture, when the logic design is taking place, and before the board has gone for routing and layout. There are critical items that can be examined at the schematic capture phase to ensure that the board will be as testable as possible. A continuous feedback loop into DFT and test coverage understanding is key to producing defect free products at a minimum cost.
Companies must deliver good products to their customers, defect-free and at minimum cost. The challenge is how to detect or prevent defects from occurring so that only good products are shipped to the customer. Traditional DFT tools usually work only from the layout stage, which is too late in the whole process. Design data must be analyzed at the earliest stage possible in the product life cycle by importing schematic design data.
Electrical DFT rules violations should be identified and rectified prior to commitment to board layout, to prevent costly design re-spins. These rules can include standard and customer-specific checks relating to company requirements. With a centralized knowledge database, the same problems will never be repeated.
Test point requirements must also be identified pre-layout, during the schematic capture stage. This reduces the need for unnecessary test access, saving on PCB real estate, particularly on high density boards. The test strategy needs to be simulated, including any combination of inspection and test machines, delivering the highest test coverage. This unique combination provides electrical rules analysis, test point analysis, test strategy optimization, and test cost modeling based purely on schematic information. This, in turn, provides valuable layout guidelines that can be used to optimize the printed circuit board layout.
Once the PCBA layout is completed, a mechanical DFT analysis must be conducted to confirm the nets that require test access are not compromised by solder mask, component outline, adjacent probes constraints, etc.
To read this entire article, which appeared in the November 2021 issue of PCB007 Magazine, click here.
Suggested Items
Electra Polymers Ltd Becomes Primary Inkjet Soldermask Supplier for TLT PCB, an Affiliated Teltonika Company
02/18/2025 | Electra Polymers LtdElectra Polymers Ltd, a global leader in inkjet materials for the PCB industry, is proud to announce a new partnership with high-tech design and manufacturing company TLT PCB, an affiliated company of Teltonika, becoming the primary supplier of inkjet soldermask for TLT PCB’s new manufacturing facility in Vilnius, Lithuania.
SEHO to Highlight Cutting-Edge Soldering Technology at IPC APEX Expo 2025
02/17/2025 | SEHOSEHO, a worldwide leading manufacturer of complete solutions for soldering processes and automated production lines, is thrilled to present its best-selling selective soldering system SEHO SelectLine-C at the IPC APEX Expo 2025 in Anaheim.
Bridging the Gap: Workforce Collaboration in East Texas
02/13/2025 | Cory Blaylock, IPCIPC has partnered with Stephen F. Austin State University's (SFASU) Center for Applied Research and Rural Innovation (CARRI) and the IPC Education Foundation on a transformative project aimed at aligning academic training with real-world demands in electronics manufacturing.
Rehm Thermal Systems Brings Pioneering Manufacturing Technologies to productronica China 2025
02/11/2025 | Rehm Thermal SystemsRehm Thermal Systems will be presenting its further developments in areas such as convection soldering under vacuum, condensation soldering, coating and dispensing in Hall E4 of the Shanghai New International Expo Centre from 26 to 28 March.
Incap Slovakia Enhances SMT Quality with Automated Paste Inspection
02/07/2025 | IncapAt Incap Slovakia, quality and efficiency are at the core of our Surface Mount Technology (SMT) production. To further strengthen process control and minimise defects, we have implemented Automated Paste Inspection (API)—a high-precision system that ensures the accuracy and consistency of solder paste printing.