Standard of Excellence: Delivering Excellence—A Daily Goal
Knocking Down the Bone Pile: Tin Whisker Mitigation in Aerospace Applications, Part 3
The Knowledge Base: Building the Workforce of Tomorrow With EMAC
Book Excerpt: 'The Electronics Industry’s Guide to… The Evolving PCB NPI', Chapter 3
January 4, 2023 | I-Connect007 Editorial TeamEstimated reading time: 2 minutes
Chapter 3: Streamlining Data Preparation
With the need to move design data efficiently into manufacturing for assembly and test purposes, starting from a single source of intelligent data seems to be obvious. However, with different applications with different capabilities this can be difficult to achieve. Real-world support for any format can vary between machine and software vendors. The optimal goal should be to create a single digital twin of the product upfront regardless of the downstream applications that need that data.
If we consider the PCB and the parts being placed on it, their data should have significant commonality across the many steps in PCB assembly and test. Typically, we find that process and test engineers think there is much more machine-specific data across their lines than there really is in practice.
Solutions exist in the market that can manage this common data and then deliver machine-specific information to the machine software as needed, on demand. In this way, the factory can maintain the common data, but, more importantly, they have a common part library data that is independent of the line. Remember when we talked about the move from mixed vendor lines to single vendor lines and mixed-line factories? The ability to manage part data in this context is key to efficiently streamlining the NPI phase.
First, let’s start with the typical data preparation tasks that form the base for a typical NPI flow. Being able to accurately import the source layout CAD data is an important first step. As we discussed in chapter one, ODB++ and IPC 2581 provide a common, standardized data format for layout information. However, not all CAD data is the same, even in the context of one format such as ODB++. This is because different designers use unique conventions in their source libraries. The position and rotation of each component placement can be inconsistent for any single format because each component location is based on the definition of the library cell that it references. Why does this decrease efficiency?
Consider that, during the SMT process, the machine picks a component up from a feeder and positions that component, rotating it before releasing it on the board. What the machine considers for the rotation is based on its perspective and the orientation of the part in the feeder. However, what the design software considers for position and orientation is based on an arbitrarily defined cell library. The variations in that cell library are a result of the environment that the designer works in. What is the origin of the cell? Is it pin 1? Is it the middle of the part? Is it a corner on the cell? What is the rotation of the part at 0 degrees? Is it pin 1 to the left or to the right? What about IC components with many pins? Is pin 1 in the lower right corner, or maybe the lower left?
See Figure 3.1 for how a designer may have defined their source footprint, which is what is used for placement position and angle. We have a polarized part here but pin 2 is associated with the silkscreen indicator.
To continue reading this chapter of The Electronics Industry's Guide to... The Evolving PCB NPI Process, download your free book today!
Share on:
Suggested Items
Advancing Aerospace Excellence: Emerald’s Medford Team Earns Space Addendum Certification
06/30/2025 | Emerald TechnologiesWe’re thrilled to announce a major achievement from our Medford, Oregon facility. Andy Abrigo has officially earned her credentials as a Certified IPC Trainer (CIT) under the IPC J-STD-001 Space Addendum, the leading industry standard for space and military-grade electronics manufacturing.
Magnalytix and Foresite to Host Technical Webinar on SIR Testing and Functional Reliability
06/26/2025 | MAGNALYTIXMagnalytix, in collaboration with Foresite Inc., is pleased to announce an upcoming one-hour Webinar Workshop titled “Comparing SIR IPC B-52 to Umpire 41 Functional & SIR Test Method.” This session will be held on July 24, 2025, and is open to professionals in electronics manufacturing, reliability engineering, and process development seeking insights into new testing standards for climatic reliability.
IPC Rebrands as Global Electronics Association: Interview With Dr. John W. Mitchell
06/22/2025 | Marcy LaRont, I-Connect007Today, following a major announcement, IPC is embracing the rapid advancement of technology with a bold decision to change its name to the Global Electronics Association. This name more accurately reflects the full breadth of its work and the modern realities of electronics manufacturing. In this exclusive interview, Global Electronics Association President and CEO Dr. John W. Mitchell shares the story behind the rebrand: Why now, what it means for the industry, and how it aligns with the organization’s mission.
Global Electronics Association Debuts; New Name Elevates IPC’s 70-Year Legacy as Voice of $6 Trillion Electronics Industry
06/25/2025 | Global Electronics AssociationToday begins a new chapter for IPC as it officially becomes the Global Electronics Association, reflecting its role as the voice of the electronics industry. Guided by the vision of “Better electronics for a better world,” the Global Electronics Association (electronics.org) is dedicated to enhancing supply chain resilience and promoting accelerated growth through engagement with more than 3,000 member companies, thousands of partners, and dozens of governments across the globe.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
06/20/2025 | Andy Shaughnessy, I-Connect007It’s been a busy week in this industry, and we have news and articles from the PCB design, fabrication and assembly communities. Some of this news is out of this world. We may be losing the high ground—the really high ground. Columnist Jesse Vaughan explains how the U.S. seems to be falling behind in space, and how this could affect our ability to defend ourselves in the future. We have an update on the U.S.-China tariff talks, which seem to be moving forward, though sometimes at a snail’s pace.