Cadence Quantus FS Solution Achieves Certification for Samsung Foundry’s SF4, SF3E, SF3 Process TechnologiesJanuary 26, 2023 | Cadence Design Systems, Inc.
Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that Samsung Foundry has certified the Cadence Quantus FS solution for its SF4, SF3E and SF3 process technologies. During the Samsung Foundry certification process, the Quantus FS solution successfully demonstrated improved accuracy (tighter mean and standard deviation) versus foundry criteria, ensuring customers can achieve optimal design accuracy and performance. In addition, the certification included verification of capacitance and resistance of BEOL and FEOL, wire via resistance variation and litho bias modeling. Customers can immediately deploy the Quantus FS solution—for library IP characterization, AMS and interface IP, sensors, high-frequency analog and mixed-signal designs, and critical nets in all custom/analog designs—and sign off with confidence.
Included with Cadence’s Quantus Extraction Solution, the Quantus FS solution is a random-walk field solver, utilizing a massively parallel architecture that handles the largest designs, provides faster throughput and linearly scales up to 1000s of CPUs. The built-in 3D capacitance field solver is cloud-ready and production-proven, offering a flexible, scalable modeling platform that enables faster implementation of the Samsung Foundry’s advanced process technologies such as SF4, SF3E and SF3. The Quantus Extraction Solution and the Quantus FS solution are part of Cadence’s broader digital full flow and support the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence.
“Our continued collaboration with Cadence has focused on delivering novel technologies to our mutual customers at advanced process technologies,” said Sungjae Lee, vice president of the Design Enablement team at Samsung Foundry. “Cadence’s understanding of the complex Gate-All-Around (GAA) modeling features combined with its deep engineering expertise, agility and collaborative approach is very complementary to our own approach in working with our customers. Cadence delivered on all of our accuracy and performance requirements, demonstrating tighter correlation with our golden reference data in a timely manner.”
“The best way to support our customers is to bring innovative products to market that provide efficiencies and speed time to market,” said Vivek Mishra, corporate vice president in the Digital and Signoff Group at Cadence. “We collaborated with Samsung Foundry during the initial technology development process to ensure all the requirements were met and implemented in the Quantus FS solution for easy, early customer adoption of the process technologies. The successful completion of the certification process is a win-win for Samsung Foundry and Cadence as well as for our mutual customers.”
Fueled by an AI-driven inventory stocking frenzy across the supply chain, TrendForce reveals that Q2 revenue for the top 10 global IC design powerhouses soared to US $38.1 billion, marking a 12.5% quarterly increase.
Cadence Design Systems, Inc. announced it has expanded its design IP portfolio on TSMC’s 3nm (N3E) process—most notably with the addition of the flagship Cadence® 224G Long-Reach (224G-LR) SerDes PHY IP, which has achieved first-pass silicon success.
PCB prototyping is a critical juncture during an electronic device’s journey from concept to reality. Regardless of a project’s complexity, the process of transforming a design into a working board is often enlightening in terms of how a design can be improved before a PCB is ready for full production.
Cadence Design Systems, Inc. and CEVA, Inc. announced that they have entered into a definitive agreement for Cadence to acquire Intrinsix Corporation, a wholly owned subsidiary of CEVA and a provider of design engineering solutions focused on the U.S. aerospace and defense industry.
Z-zero founder Bill Hargin has been studying stackup design techniques for years. He developed the company’s PCB stackup planning software, and he wrote an I-Connect007 eBook, The Printed Circuit Designer’s Guide to… Stackups: The Design within the Design. In this interview, Bill shares his thoughts on designing rigid-flex stackups, the challenges they bring, and what rigid board designers need to know about designing stackups in 3D. “Flexperts” Mark Finstad of Flexible Circuit Technologies and Nick Koop of TTM Technologies also offer insight into the many tradeoffs that rigid-flex designers face.