-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueAlternate Metallization Processes
Traditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop.
Technology Roadmaps
In this issue of PCB007 Magazine, we discuss technology roadmaps and what they mean for our businesses, providing context to the all-important question: What is my company’s technology roadmap?
Wet Process Control
In this issue, we examine wet processes and how to obtain a better degree of control that allows usable data to guide our decisions and produce consistently higher-quality products.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
MKS’ Atotech to Participate in ECTC
May 16, 2023 | MKS’ AtotechEstimated reading time: 2 minutes
At this year’s IEEE 73rd Electronic Components and Technology Conference (ECTC), MKS Atotech will be presenting and demonstrating its latest product and service innovations. The global high-end packaging conference is organized by the IEEE Electronics Packaging Society in Orlando, Florida, and takes place at the Grande Lakes Resort from May 30 – June 2, 2023.
This year the MKS Atotech team is represented by a select group of industry and technology experts from across various business sectors and can be found at booth 425. Aside from showcasing the newest products and upcoming innovations, MKS Atotech additionally has two technical paper presentations scheduled for the ECTC.
Roger Massey, Technical Marketing Manager Electronics, will introduce a method to evaluate crystallinity in plated micro vias and how it can be used as an indication of their reliability. Ralf Schmidt, Manager of R&D Semiconductor, will present the group’s latest findings on optimized copper-to-copper bond formation based on a suitable, metastable copper microstructure with an emphasis on compatibility with typical hybrid bonding process flows.
“A Predictive Metallographic Means to Identify the Relative Risk of Failure for Plated Micro Vias” by Roger Massey.
Date: Wednesday, May 31
Time: 4:45 p.m. (Session 8 Novel Reliability Test Methods)
“Optimization of the Cu Microstructure to Improve Cu-to-Cu Direct Bonding for 3D Integration” by Ralf Schmidt.
Date: Thursday, June 1
Time: 2:30 p.m. (Session 40: Interactive Presentations 4)
As a one-stop-shop and key partner for industries, MKS is driving Interconnect Optimization, thus creating significant market opportunities for MKS customers and the industry.
The Optimize the InterconnectSM offer focuses on providing next-generation advanced PCB and package substrate solutions for customers and partners. We are also committed to enabling increasingly smaller feature sizes and offering new solutions by combining ESI laser drilling technologies with our chemistry and plating equipment.
MKS has recently launched new opportunities in the production of next-generation package substrates. The offer includes a unique combination of MKS dedicated lasers, optics, and motion systems for precise, high speed via formation in ABF build-up laminate, in combination with the latest process chemistry and equipment for desmear and electroless copper metallization. Using the latest Equalized Curtain Flow (ECF) plating tool, MKS can support customers in their yield optimization and next-generation process development for advanced packaging applications.
- Geode - A New laser system for high precision and high-speed ABF build-up laminate processing
- G-Plate - New vertical desmear and electroless HVM plating tool for next-generation high-end package substrate
MKS is highly committed to driving next-level technological developments within its industries and key installations. The goal: accelerating time to market through combined capabilities, that allow us to view problems holistically and design solutions faster. This helps us to drive innovation for advanced electronic devices and offer customers and OEMs quicker development cycles for new products and materials enabling high-end SAP technology requiring <=5/5 um lines and spaces. We can shorten the typical ABF substrate product analysis cycle that normally takes 3 months or more to under just a month. We also provide the industry with a full stack of MKS combined services.
Conference: Electronic Components and Technology Conference (ECTC)
Date: May 30, to June 2, 2023
Booth: #425
Venue: The Grande Lakes Resort, Orlando, Florida
Suggested Items
Connect the Dots: Designing for Reality—Pattern Plating
10/16/2024 | Matt Stevenson -- Column: Connect the DotsIn the previous episode of I-Connect007’s On the Line with… podcast, we painted the picture of the outer layer imaging process. Now we are ready for pattern plating, where fabrication can get tricky. The board is now ready to receive the copper traces, pads, and other elements specified in the original CAD design. This article will lay out the pattern plating process and discuss constraints in the chemistries that must be properly managed to meet the customer's exacting manufacturing tolerances.
PCB007 Magazine October 2024: Alternate Metallization Processes
10/16/2024 | I-Connect007 Editorial TeamTraditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop taking us into new directions. In this issue of PCB007 Magazine, we examine the impact of alternate metallization methods giving a glimpse into how and when we will arrive at 'destination metallization'.
Partial HDI: A Complete Solution
10/10/2024 | I-Connect007 Editorial TeamWe recently spoke with IPC instructor Kris Moyer about partial HDI, a process that’s recently been growing in popularity. Partial HDI allows designers to escape route out from tight-pitch BGAs on one layer, where a mechanically drilled plated through-hole is not an option, while avoiding the complexity and expense of sequential lamination cycles. As Kris explains, this process doesn’t add much to the cost, and it’s fairly straightforward. But there are some competing signal integrity and fabrication requirements to contend with. We asked Kris to walk us through this process.
Trouble in Your Tank: Interconnect Defect—The Three Degrees of Separation
10/01/2024 | Michael Carano -- Column: Trouble in Your TankIt has been well documented that, with a very expensive and complex printed circuit board, thermal and mechanical excursions often find weaknesses. A lack of robustness and poor process control often leads to the exploitation of those weaknesses. An interconnect defect (ICD) often goes undetected until the printed circuit board reaches the final assembly stage or undergoes multiple thermal cycles, including interconnect stress tests or thermal shock. It is impossible to rework the ICD defect. But unlike voids, if detected in time, the panels can be reprocessed.
Connect the Dots: Designing for Reality—Outer Layer Imaging
09/26/2024 | Matt Stevenson -- Column: Connect the DotsWelcome to the next step in the manufacturing process—the one that gets the chemical engineer in all of us excited. I am referring to outer layer imaging, or how we convert digital designs to physical products. On a recent episode of I-Connect007’s On the Line with… podcast, we explained how the outer layer imaging process maps the design’s unique features onto the board.