-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
Voices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
MKS’ Atotech to Participate in ECTC
May 16, 2023 | MKS’ AtotechEstimated reading time: 2 minutes

At this year’s IEEE 73rd Electronic Components and Technology Conference (ECTC), MKS Atotech will be presenting and demonstrating its latest product and service innovations. The global high-end packaging conference is organized by the IEEE Electronics Packaging Society in Orlando, Florida, and takes place at the Grande Lakes Resort from May 30 – June 2, 2023.
This year the MKS Atotech team is represented by a select group of industry and technology experts from across various business sectors and can be found at booth 425. Aside from showcasing the newest products and upcoming innovations, MKS Atotech additionally has two technical paper presentations scheduled for the ECTC.
Roger Massey, Technical Marketing Manager Electronics, will introduce a method to evaluate crystallinity in plated micro vias and how it can be used as an indication of their reliability. Ralf Schmidt, Manager of R&D Semiconductor, will present the group’s latest findings on optimized copper-to-copper bond formation based on a suitable, metastable copper microstructure with an emphasis on compatibility with typical hybrid bonding process flows.
“A Predictive Metallographic Means to Identify the Relative Risk of Failure for Plated Micro Vias” by Roger Massey.
Date: Wednesday, May 31
Time: 4:45 p.m. (Session 8 Novel Reliability Test Methods)
“Optimization of the Cu Microstructure to Improve Cu-to-Cu Direct Bonding for 3D Integration” by Ralf Schmidt.
Date: Thursday, June 1
Time: 2:30 p.m. (Session 40: Interactive Presentations 4)
As a one-stop-shop and key partner for industries, MKS is driving Interconnect Optimization, thus creating significant market opportunities for MKS customers and the industry.
The Optimize the InterconnectSM offer focuses on providing next-generation advanced PCB and package substrate solutions for customers and partners. We are also committed to enabling increasingly smaller feature sizes and offering new solutions by combining ESI laser drilling technologies with our chemistry and plating equipment.
MKS has recently launched new opportunities in the production of next-generation package substrates. The offer includes a unique combination of MKS dedicated lasers, optics, and motion systems for precise, high speed via formation in ABF build-up laminate, in combination with the latest process chemistry and equipment for desmear and electroless copper metallization. Using the latest Equalized Curtain Flow (ECF) plating tool, MKS can support customers in their yield optimization and next-generation process development for advanced packaging applications.
- Geode - A New laser system for high precision and high-speed ABF build-up laminate processing
- G-Plate - New vertical desmear and electroless HVM plating tool for next-generation high-end package substrate
MKS is highly committed to driving next-level technological developments within its industries and key installations. The goal: accelerating time to market through combined capabilities, that allow us to view problems holistically and design solutions faster. This helps us to drive innovation for advanced electronic devices and offer customers and OEMs quicker development cycles for new products and materials enabling high-end SAP technology requiring <=5/5 um lines and spaces. We can shorten the typical ABF substrate product analysis cycle that normally takes 3 months or more to under just a month. We also provide the industry with a full stack of MKS combined services.
Conference: Electronic Components and Technology Conference (ECTC)
Date: May 30, to June 2, 2023
Booth: #425
Venue: The Grande Lakes Resort, Orlando, Florida
Suggested Items
Copper Price Surge Raises Alarms for Electronics
07/15/2025 | Global Electronics Association Advocacy and Government Relations TeamThe copper market is experiencing major turbulence in the wake of U.S. President Donald Trump’s announcement of a 50% tariff on imported copper effective Aug. 1. Recent news reports, including from the New York Times, sent U.S. copper futures soaring to record highs, climbing nearly 13% in a single day as manufacturers braced for supply shocks and surging costs.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
07/11/2025 | Andy Shaughnessy, Design007 MagazineThis week, we have quite a variety of news items and articles for you. News continues to stream out of Washington, D.C., with tariffs rearing their controversial head again. Because these tariffs are targeted at overseas copper manufacturers, this news has a direct effect on our industry.I-Connect007 Editor’s Choice: Five Must-Reads for the Week
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.
Trump Copper Tariffs Spark Concern
07/10/2025 | I-Connect007 Editorial TeamPresident Donald Trump stated on July 8 that he plans to impose a 50% tariff on copper imports, sparking concern in a global industry whose output is critical to electric vehicles, military hardware, semiconductors, and a wide range of consumer goods. According to Yahoo Finance, copper futures climbed over 2% following tariff confirmation.
Happy’s Tech Talk #40: Factors in PTH Reliability—Hole Voids
07/09/2025 | Happy Holden -- Column: Happy’s Tech TalkWhen we consider via reliability, the major contributing factors are typically processing deviations. These can be subtle and not always visible. One particularly insightful column was by Mike Carano, “Causes of Plating Voids, Pre-electroless Copper,” where he outlined some of the possible causes of hole defects for both plated through-hole (PTH) and blind vias.