Configurable Analog Chip Computes with 1,000 Times Less Power than Digital
March 3, 2016 | Georgia TechEstimated reading time: 5 minutes
![](https://iconnect007.com/application/files/6316/3121/8544/Analog_Circuit.jpg)
Researchers have built and demonstrated a novel configurable computing device that uses a thousand times less electrical power – and can be built up to a hundred times smaller – than comparable digital floating-gate configurable devices currently in use.
The new device, called the Field-Programmable Analog Array (FPAA) System-On-Chip (SoC), uses analog technology supported by digital components to achieve unprecedented power and size reductions. The researchers said that for many applications these low-power analog-based chips are likely to work as well as or better than configurable digital arrays.
Currently, field programmable gate arrays (FPGAs) – digital devices widely used in consumer devices, defense systems and more – dominate the configurable chip market. These floating-gate integrated circuits can be altered internally at any time, and techniques to reconfigure them for many different forms and functions are well established.
Professionals familiar with FPGAs will find the programming interface of the new analog chip surprisingly like the digital circuits in many ways, said Jennifer Hasler, a professor in the Georgia Tech School of Electrical and Computer Engineering (ECE) and leader of the research team that produced the new analog architecture.
“But in other ways the FPAA is going to seem quite different,” she said. “In terms of the power needed, it's extremely different because you need only milliwatts to run the analog device, while it’s hard to get an FPGA to work on less than a watt.”
A paper on the new FPAA system-on-chip device has been published on the IEEE Xplore website. Another paper focusing on the details of programming FPAA devices was also published on the Xplore site. In addition a third paper, detailing a high-level open-source programming toolset developed by Hasler and her team for programming analog arrays, has also been published online in the Journal of Low Power Electronics and Applications.
Novel Techniques
Traditionally, analog technology has been used primarily for hard-wired circuits such as sensors that interface between digital devices and the real world; examples include the circuits that detect and reproduce sound in cell phones and other devices. Analog circuits are also used extensively in electronics to regulate and optimize power use. These single-function circuits cannot perform software-based computation, using hardware gates and switches, in the manner of digital integrated circuits.
Hasler’s team, however, has developed techniques that perform computation using an analog-style physical architecture by reliably positioning electrons in an FPAA’s connective structure. This approach stands in contrast to FPGAs, which process electrons through floating gates in ways similar to conventional digital semiconductors such as memory chips or central processing units.
One advantage of FPAAs is that they're non-volatile, Hasler explained, meaning they retain data even when power is turned off. This is similar to flash memory technology, such as the solid-state drives and storage cards commonplace today. The use of non-volatile memory reduces power consumption, in contrast to the higher power needs of the volatile SRAM configurations typically used in FPGAs.
“In addition to being non-volatile, our analog architecture lets us do something fairly radical – we can compute using the routing fabric of the chip, exploiting areas that are usually considered just dead weight,” Hasler said. “To help do this, we've developed highly efficient switches that can be programmed on, off, or in-between – partially on and partially off. This flexibility provides both increased computation capabilities and reduced power consumption.”
Milliwatts or Microwatts
The present FPAA device can operate on less than 30 milliwatts – thousandths of a watt, Hasler explained. That level approaches three orders of magnitude less than a conventional digital configurable chip. Further design advances in analog arrays could bring their power needs down into the microwatt range – millionths of a watt.
To program the analog environment of the new device, researchers manipulate electrons in precise ways. Using electron-injection and electron-tunneling techniques, they erase data by lowering the number of electrons at specific locations in the device structure to the lowest possible value. Then they encode new data by increasing the number of electrons located at a given location up to an exact value.
This complex approach makes possible a highly dense chip structure that offers many parameters – meaning programmable variables that can exist in a large number of different states and offer many shadings of behavior. It is this structural density that allows greater computing capability for a given degree of physical size and power input.
“Our FPAA chip has roughly half a million of these programmable parameters,” Hasler said. “They can be used as a switch in a digital manner – using the lowest possible value for ‘off’ or the highest possible value for ‘on’ – or we can achieve even more rich behavior using intermediate values.”
Page 1 of 2
Suggested Items
Airbus to Lead NATO Next Generation Rotorcraft Capability Concept Study
07/26/2024 | AirbusThe NATO Support and Procurement Agency (NSPA) has awarded a contract to Airbus Helicopters to lead a concept study in the frame of the Next Generation Rotorcraft Capability (NGRC) project under which the participants combine efforts to work on design, development and delivery of a medium multi-role helicopter.
Innovative and Cost-effective BGA Re-balling
07/23/2024 | Shavi Spinzi, Nano Dimension/EssemtecA new, high-quality BGA re-balling process, which is integrated into an all-in-one solution of dispensing and placement equipment developed by Essemtec, brings new opportunities for the reapplication of expensive BGA components. This new method seamlessly integrates the sequence of flux deposition and ball (sphere) placement with the subsequent soldering process.
SEMI Applauds U.S. Chips Act Award For Entegris Semiconductor Materials Facility in Colorado
07/01/2024 | SEMISEMI, applauded the United States Department of Commerce's announcement of a Preliminary Memorandum of Terms for an award under the CHIPS and Science Act to support Entegris construction of a state-of-the-art manufacturing center for advanced materials and process solutions for leading-edge semiconductors in Colorado Springs, Colorado.
Lockheed Martin Celebrates Opening Of 122,000-Square Foot, $18M Engineering Facility In North Alabama
05/31/2024 | Lockheed MartinLockheed Martin, U.S. Department of Defense, state and local officials celebrated the opening of the company’s new $18 million engineering facility, labs and demonstration center in Huntsville. The 122,000-square foot facility has space for 500 employees who will advance national security capabilities and drive innovation in North Alabama.
RTX's Collins Aerospace Awarded Survivable Airborne Operations Center Subcontract
05/27/2024 | RTXCollins Aerospace, an RTX business was awarded a multi-billion-dollar subcontract as part of a team led by SNC to design, develop and deliver systems and products for a new aircraft under the U.S. Air Force's Survivable Airborne Operations Center (SAOC) program.