Fujitsu and University of Toronto Develop World's Lowest Power Referenceless CDR for Optical Modules
February 7, 2017 | FujitsuEstimated reading time: 4 minutes
The University of Toronto and Fujitsu Laboratories Ltd. today announced joint development of the world's lowest power referenceless CDR. The newly developed circuit operates with 55% of the power requirements of previous technology for optical modules in Ethernet used for communication between servers and switches in datacenters.
With the spread of big data analysis and cloud services, there has been a demand for faster and denser optical modules in order to provide high data transfer capability between servers and switches, which has necessitated miniaturization and reductions in power consumption.
To speed up and miniaturize optical modules, referenceless CDR technology has been developed that does not require a crystal oscillator to produce the standard timing. With existing referenceless CDRs, however, the circuit that detects discrepancies in the timing cycle for reading input data has high power consumption, leading to problematic heat generation and causing difficulties in increasing circuit density.
Previously, in order to detect discrepancies in the data-reading cycle, it was necessary to detect the signal four times with different timing for each bit of data, with the power consumption for each timing generator taking up a significant proportion of the power consumption of the module as a whole. Now, the University of Toronto and Fujitsu Laboratories have developed a new timing extraction technology that can operate on the same cycle as the data transmission speed, detecting once for each bit discrepancies in the reading cycle from amplitude information in the input signal. The result is that the number of timing generators can be reduced to one-fourth that of previous architectures, successfully cutting power consumed by the optical module as a whole to about 70% that of previous technologies.
This technology lowers the power consumption of optical modules, enabling high traffic transmission capability through denser implementations and thereby improving datacenter processing capability.
Details of this technology will be announced at the IEEE International Solid-State Circuits Conference 2017, which is the largest conference for semiconductor technology, being held from February 5 in San Francisco (ISSCC session numbers 6.6)
Development Background
With the spread of big data analysis and cloud services, there is a demand for high data transfer capability between servers and each switch. For this reason, there is a demand for higher speed, greater miniaturization, and higher density implementations for the optical modules used in communication between servers and switches.
Issues
Reducing the number of components in optical modules is an effective way to reduce the power consumption and improve miniaturization. For this reason, referenceless CDRs, which do not require a standard timing (reference), are used to enable the elimination of the crystal oscillator.
The circuits that regulate the observation of the input signal and the reading of data in existing referenceless CDRs, however, must operate at high speed, leading to high power consumption, as well as difficulties in high density installation due to heat that accompanies this power consumption.
With existing referenceless CDR architectures, the CDR decides whether each bit of data is a 1 or a 0 four times, and the data-reading cycle is regulated by observing changes in the results of each decision.
The input signal is observed with respect to clocks 1 through 4-generated by the timing generators- as it changes from 0 to 1, and each bit is assigned a 1 or a 0. This makes it possible to observe between which two clocks the data changed from 0 to 1 or vice versa. For example, when the crossover point is observed to change from A-B-C-D, it can be understood that the data-reading cycle is shorter than the input signal. If the opposite change, from D-C-B-A, is observed, it can be understood that the data-reading cycle is longer than the input signal.
About the Technology
Now, Fujitsu Laboratories and the University of Toronto have developed technology that reduces the power consumption of referenceless CDRs by using a new method to detect discrepancies in the data-reading cycle from the amplitude information of the input signal.
With this technology, in order to detect discrepancies in the data-reading cycle from amplitude information, three decision circuits with different threshold levels (low, medium, and high) determining whether the input signal is a 0 or a 1, all operate at the same timing to investigate the change in the input signal. For example, when the input signal changes from 0 to 1, if the three results determined by the timing of clock 1 are "0,1,1", then it can be determined that the point at which the input signal changed is earlier than the determination timing of clock 1, while if the results are "0,0,1", then it can be determined that the point at which the input signal changed is later than the determination timing of clock 1. Then, by investigating how that timing is changing, timing discrepancies can be detected.
With this technology, it becomes possible to reduce the number of timing generators to one fourth that of previous architectures.
Effects
With this newly developed technology, the power consumption of referenceless CDRs can be reduced to 55% that of previous architectures, cutting power consumption of optical modules to 70%. This means it is now possible to implement optical modules in higher densities than before. This is expected to contribute greatly to improving the performance of datacenters.
Future Plans
Fujitsu Laboratories is aiming for the commercialization of this newly-developed technology in fiscal 2019.
Suggested Items
iNEMI Names Grace O'Malley CTO
05/02/2024 | iNEMIThe Board of Directors of the International Electronics Manufacturing Initiative (iNEMI) has named Grace O'Malley Chief Technical Officer (CTO).
Dubai Launches Global Blueprint for Artificial Intelligence
05/02/2024 | BUSINESS WIREDubai has launched a blueprint for Artificial Intelligence (AI), a yearly plan that will focus on harnessing the technology’s potential to improve quality of life around the world.
NextFlex Convenes the Hybrid Electronics Community at Binghamton University
05/01/2024 | NextFlexBinghamton University hosted the NextFlex hybrid electronics community on April 18 for a day of expert presentations, breakout sessions on technology and manufacturing topics, and networking.
IDTechEx Report on Quantum Technology: Nano-scale Physics for Massive Market Impact
04/30/2024 | PRNewswireThe quantum technology market leverages nano-scale physics to create revolutionary new devices for computing, sensing, and communications. Across the industry, quantum technology offers a paradigm shift in performance compared with incumbent solutions.
TSMC Certifies Ansys Multiphysics Platforms, Enabling Next-Gen AI and HPC Chips
04/30/2024 | PRNewswireAnsys announced the certification of its power integrity platforms for TSMC's N2 technology full production release. Both Ansys RedHawk-SC and Ansys Totem are certified for power integrity signoff on the N2 process, delivering significant speed and power advantages for high performance computing, mobile chips, and 3D-IC designs.