-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueBox Build
One trend is to add box build and final assembly to your product offering. In this issue, we explore the opportunities and risks of adding system assembly to your service portfolio.
IPC APEX EXPO 2024 Pre-show
This month’s issue devotes its pages to a comprehensive preview of the IPC APEX EXPO 2024 event. Whether your role is technical or business, if you're new-to-the-industry or seasoned veteran, you'll find value throughout this program.
Boost Your Sales
Every part of your business can be evaluated as a process, including your sales funnel. Optimizing your selling process requires a coordinated effort between marketing and sales. In this issue, industry experts in marketing and sales offer their best advice on how to boost your sales efforts.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - smt007 Magazine
Tips & Tricks: Generating Stencil Tooling
December 13, 2017 | Ken Horky, Peterson ManufacturingEstimated reading time: 2 minutes
Many engineers are leaving the editing up to the stencil fabricator these days, describing the PCB array, aperture undersize/oversize, shape conversions, etc., for the fabricator to then edit. From the outside, this may appear as a time saver for all of us overworked process engineers, but considering how many stencil redos have been required and how many processes that have run “sort of OK,” there’s a tremendous amount of scrap and rework that could be saved from just a little more attention paid to stencil tooling. I prefer to make my own mistakes rather that receiving a stencil (with the project due tomorrow) and finding that someone else didn’t do something right, or misunderstood my design intent.
It’s a huge advantage for the experienced engineer to be able to produce good, first run results most, if not all, of the time. You can learn what works best for your equipment in your environment. There are several Gerber editing tools available that will let you create a library and apply changes semiautomatically or automatically to your data.
One of the most common edits used for resistors and capacitors is the “home plate” design. The left aperture below (magenta) is a typical aperture reduction. The right aperture below (cyan) is the home plate pattern. Black being the component outline and terminals, and red being the original pads.
Figure 1: Home plate design.
This is a very useful aperture design for mitigating solder balling and tombstoning. It can also be a difficult shape to describe, and convey where to apply it, to a stencil fabricator. Some large connector pins may benefit from oversizing the aperture to improve mechanical interconnect and ease inspection. Large heatsinks, such as those for DPAKs (Decawatt Package), can be divided into multiple apertures to reduce squeegee scooping and voids. Bowtie patterns can reduce solder balling on large gull wing pins.
I position the print image within my foil perimeter in the data, depending on the assembly type, and indicate the location for the stencil ID. My operators like the image forward of center for easier access, a better visual in process, and less ambiguous installation. We like to put both images of a double-sided board on the same stencil to reduce change over time. The distance between the two images needs to match your printer’s blade span and over travel distance.
Editing your own data also allows you to eliminate the check plot, further reducing your design cycle time. It also reduces the fabricator’s editing time, further improving their turn time.
Rather than spending time generating a document to describe the edits to your stencil fabricator and hoping they’ll get it right, make the edits yourself to get what you intended and improve your process.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.