57th DAC Designer and IP Track Submission Site Open
December 19, 2019 | Business WireEstimated reading time: 3 minutes
The Design Automation Conference (DAC) is now accepting submissions for the 57th DAC Designer and IP Track. This is an opportunity for engineers and developers around the world to help shape the future by sharing their technical insights at the premier event devoted to the design and design automation of electronic chips to systems.
The 57th DAC will be held at Moscone West Center in San Francisco from July 19-23, 2020. DAC will co-locate with SemiCon West 2020, which is being held at the Moscone Center, North and South Halls, July 21-23, 2020. The Designer and IP Tracks bring together designers, users and experts from across the globe to present their design experiences on effective design flows, methods, and tool usage. Each track offers a unique opportunity to network with and learn from other industry experts.
“The focus of the Designer Track is on the flows and methodologies deployed for ASIC design, verification, implementation and software integration by the user,” said Designer and IP Track Chair, Renu Mehra of Synopsys. “This track covers core EDA front-end and back-end topics and also focuses on verticals including autonomous systems, machine learning, security and cloud. The Designer Track is the only one of its kind, developed exclusively by DAC to provide EDA tool users, hardware designers, software engineers, and application engineers the opportunity to share knowledge and experiences with each other.”
“The IP Track at DAC has grown significantly over the past five years since inception,” said IP Track Co-Chair, Randy Fish of UltraSoC. “The key to the growth is it not only brings together the entire IP, electronic design ecosystem under one roof for three days but the track is targeted specifically at practitioners. So, whether you are an IC designer, IP core designer, IP ecosystem provider, embedded software developer, automotive electronics engineer, security expert or engineering manager, the IP Track is the place to meet and share your experiences.”
The submission process for both tracks is easy: Submit a 100-word description of your presentation with six slides. Submissions may describe the application of tools to the design of a novel electronic system or the integration of EDA tools within a design flow or methodology to produce such systems. The Designer Track and IP Track differ from vendor-specific user forums in that they are not tied to a specific EDA vendor.
Designer Track Submissions: www.dac.com/submission-categories/designer-track
The DAC Designer Track committee is looking for submissions that tackle relevant topics and provide high-quality content which target challenges, innovations and trends in chip design. Categories include:
- Front-end silicon design
- Back-end silicon design
- Automotive
- Security
- Machine learning
- Cloud applications
- IoT
IP Track Submissions: https://www.dac.com/submission-categories/ip-track
IP Track submissions may describe the overall design and/or application of tools for creating the hardware, IP and/or software components of a novel electronic system. The IP Track committee is specifically seeking contributions from:
- System engineers
- Hardware designers
- Embedded software developers
- Application engineers
- Vendor/customer teams
Documented tool use may target electronic design and system design at all levels of abstraction and across all application domains.
Presentation and Poster Format
Based on Program Committee evaluation, Designer Track and IP Track submissions may be accepted in either presentation and poster form or poster-only form. A Best Presentation award, based on both the quality of the submission and the DAC presentation itself, will be selected from each of the Front-end and Back-end Designer Tracks and IP Track presentations.
Accepted Designer Track and IP Track presentations and posters are not included in the DAC proceedings. However, accepted Designer Track and IP Track submissions (both posters and presentation slides) will be made available on the DAC website after the conference as a part of the DAC Archives.
The deadline for all Designer and IP Track submissions is January 22, 2020. For additional submission information and deadlines, please visit www.dac.com under Call for Contributions or https://www.dac.com/submission-categories/designer-track#questions.
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.