Vidatronic Achieves up to 10X Speedup Using Cadence Spectre X Simulator
November 17, 2020 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that Vidatronic, Inc. has successfully used the Cadence® Spectre® X Simulator to achieve leading electromigration and IR drop (EM-IR) reliability analysis on leading-edge 7nm and 5nm analog IP designs for mobile, hyperscale and other consumer electronics. With the Spectre X Simulator, Vidatronic achieved up to 10X speedup and a 3X reduction in memory consumption versus the previous-generation Spectre simulator.
Vidatronic licenses analog intellectual property (IP) designs, including power management unit (PMU), wireless charger, and LED lighting solutions for integration into customers' systems on chip (SoCs) in advanced-process nodes from 180nm down to 5nm.
The Spectre X Simulator enabled the Vidatronic team to test the reliability of their IP within larger blocks, ensuring accurate design measurements. Prior to deploying the Spectre X Simulator, Vidatronic’s design simulation took days, and after, the team was able to complete simulation within hours. The Spectre X simulation flow was straightforward, and there was virtually no learning curve for the designers because the team had previous experience with the legacy Spectre simulator. With one project in particular, the Vidatronic engineering team completed a design simulation with two million nodes, 1.6 million capacitors and 4.04 million resistors in a matter of hours.
“The Spectre X Simulator helped us reach our overall verification goals of improved simulation performance and capacity,” said John Tabler, Principal Member of Technical Staff at Vidatronic. “Cadence helped us deliver signoff accuracy on our 5nm IP design while drastically improving runtime, reducing verification time from days to hours, enabling us to get to market faster.”
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.