Samsung Foundry Adopts Spectre X Simulator for 5nm Design
December 9, 2020 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. has announced that Samsung Foundry has adopted the Cadence® Spectre® X Simulator for its latest 5nm PCI Express® (PCIe®) PHY IP for automotive, mobile, consumer and healthcare applications. Using the Spectre X Simulator’s multi-core scalability, customers can achieve up to 10X simulation performance gains for large, post-layout designs while maintaining golden accuracy.
Designing at advanced nodes requires parasitic inclusion and simulation to maintain design quality. Samsung Foundry selected the Spectre X Simulator as its plan of record for the foundry design team because it offers the higher capacity analog simulation needed for advanced-node designs, while also increasing performance and maintaining accuracy. Using the simulator’s verification mode setting, Samsung can solve long-standing simulation capacity problems. Additionally, the simulator enabled easy adoption that got the foundry design team up and running promptly.
“The Spectre X Simulator provided us with the capacity and accuracy we needed to deliver our high-quality 5nm PCIe PHY IP with speed and confidence,” said Sangyun Kim, Vice President of Foundry Design Technology Team at Samsung Electronics. “With the 10X performance gain we achieved, we can now analyze the post-layout impact on advanced-node designs and fix issues earlier in the design cycle.”
The massively parallel Spectre X Simulator maintains the golden accuracy customers have come to expect from over 25 years of Spectre industry leadership in analog, mixed-signal and RF applications. The simulator supports the Cadence Intelligent System DesignTM strategy, enabling design excellence.
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.