Cadence, GlobalFoundries to Qualify Pegasus Verification System
September 17, 2021 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that the Cadence® Pegasus™ Verification System is now qualified for the GlobalFoundries® (GF®) 12LP/12LP+ and 22FDX™ technologies. The collaboration with GF confirmed that the Pegasus Verification System meets the rigorous accuracy and runtime targets customers have come to expect with physical verification for these advanced GF nodes. GF-qualified rule decks are now available to help customers who are designing and taping out hyperscale, aerospace, 5G communications, consumer and automotive applications ramp up quickly.
The Pegasus Verification System offers several benefits to customers designing on GF 12LP/12LP+ and 22FDX technologies. Architected from the ground up to provide massively scalable runs, the Pegasus Verification System provides fast turnaround times and more predictable design cycle times with design rule checks (DRC), layout versus schematic (LVS), metal fill and design-for-manufacturing (DFM) . It features tight in-design integration with Cadence’s Innovus™ Implementation System and Virtuoso® platform, providing improved productivity and checks throughout the implementation flow. Also, designers can easily fulfill mandatory DFM requirements by leveraging integrated hotspot detection with seamless automated fixing.
“Our collaboration with Cadence helps ensure that customers can use the qualified Pegasus Verification System to create high-quality designs in high-growth markets using our 12LP/12LP+ and 22FDX platforms,” said Richard Trihy, vice president of customer design enablement at GF. “Through the availability of the collateral, we’re also giving customers a fast path to adoption so they can quickly start reaping the benefits of our technologies.”
“Cadence and GF worked together on the Pegasus Verification System qualification to provide customers with added confidence that they can achieve DRC, LVS, metal fill and mandatory DFM requirements on GF’s advanced technologies and get to market faster,” said Michael Jackson, corporate vice president, R&D in the Digital & Signoff Group at Cadence. “The Pegasus Verification System provides customers with a compelling offering, given its massive scalability and tight integration with Innovus Implementation and the Virtuoso platform, providing faster physical verification cycles and shorter iterations, which enables them to stay in front of the competition.”
The Pegasus Verification System is part of the broader Cadence digital full flow, which provides optimal power, performance and area (PPA) with a faster path to design closure and supports Cadence’s Intelligent System Design™ strategy, enabling SoC design excellence.
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.