-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
Voices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
New Methods for Quantifying PCB Design Weaknesses and Manufacturing Challenges
November 18, 2021 | Nolan Johnson, I-Connect007Estimated reading time: 3 minutes

Nolan Johnson recently spoke with Summit Interconnect’s Gerry Partida about disruptive new methods for analyzing and quantifying potential manufacturing challenges in designs while still in the design phase.
Nolan Johnson: Gerry, what’s the background for the new methods we’re about to discuss?
Gerry Partida: The industry is at a new point in evolving how we look at building boards. Our industry has historically built boards and then tried to find a test for them. Then, when they found a test for it, they figured out that it needed to be analyzed before they built the board. We did this with electrical test. We built boards and down the road, as people started asking, “Why am I buying bad boards? We should electrically test them,” electrical test was introduced, reluctantly, into the test part of manufacturing printed circuit boards by suppliers or fabricators. Then they embraced it. But when we started testing boards, we did comparison tests. We would build a bunch of boards, put the first one on a tester, tell it to self-learn, and compare all the boards to the first board. If they all matched, they all shipped as matched boards, but if they had the same defect, they all shipped with the same defect. This did happen.
It wasn’t for another 10 or 15 years that we took extracted netlist from the CAD software and compared it to the Gerber data that would be used to fabricate the board, to find out whether everything was corrected before we started manufacturing. We would find that there was a problem, and we would fix it or get new data. Then when we knew we had a match, we started to manufacture the boards and downloaded the program to the tester. But this was an evolution of about 15 to 25 years. It depends on what point of view you take from it.
We’ve done the same thing with microvias. We’ve been building microvias. There are datasheets that talk about the modulus and the CTE expansion after reflow, before Tg, and after Tg, but no one really would do any math or science behind it. The PCB fabricator would just build the boards and ship them. Sometimes there are assembly problems, and the industry says, “There’s something going on with microvias. Three-stack and four-stack are not as safe as a single microvia and staggering them.” Everybody is trying to find out how strong or how weak they are. Most people were finding out at assembly because the standard IPC-6012 performance specs in the evaluation couldn’t identify a weak microvia very well. So, we came up with the OM tester, which is using the IPC-TM 650 2.6.27 test method, which actually takes a coupon with the same structures that are in the board and simulates reflow on the coupon before we ship the boards.
If that structure, which is in the board that we’re trying to ship, can survive reflow in a tester, then we know that the boards are more than likely going to pass and survive reflow and assembly. This works great. It will tell fabricators that if we process everything right, the board is going to be reliable through reflow. However, after a couple years of having the tester, we discovered we did everything right, but occasionally it wasn’t working. They were failing 6X reflow. Utilizing our extensive experience in microvia fabrication, our portfolio of reliability testing data, materials expertise and software tools, we can simulate the stack-up; you can actually input the microvia structure and the data output will tell you if it can survive six reflows or not.
To read this entire conversation, which appeared in the November 2021 issue of PCB007 Magazine, click here.
Suggested Items
The Global Electronics Association Releases IPC-8911: First-Ever Conductive Yarn Standard for E-Textile Application
07/02/2025 | Global Electronics AssociationThe Global Electronics Association announces the release of IPC-8911, Requirements for Conductive Yarns for E-Textiles Applications. This first-of-its-kind global standard establishes a clear framework for classifying, designating, and qualifying conductive yarns—helping to address longstanding challenges in supply chain communication, product testing, and material selection within the growing e-textiles industry.
IPC-CFX, 2.0: How to Use the QPL Effectively
07/02/2025 | Chris Jorgensen, Global Electronics AssociationIn part one of this series, we discussed the new features in CFX Version 2.0 and their implications for improved inter-machine communication. But what about bringing this new functionality to the shop floor? The IPC-CFX-2591 QPL is a powerful technical resource for manufacturers seeking CFX-enabled equipment. The Qualified Product List (QPL) helps streamline equipment selection by listing models verified for CFX compliance through a robust third-party virtual qualification process.
The Knowledge Base: A Conference for Cleaning and Coating of Mission-critical Electronics
07/08/2025 | Mike Konrad -- Column: The Knowledge BaseIn electronics manufacturing, there’s a dangerous misconception that cleaning and coating are standalone options, that they operate in different lanes, and that one can compensate for the other. Let’s clear that up now. Cleaning and conformal coating are not separate decisions. They are two chapters in the same story—the story of reliability.
Advancing Aerospace Excellence: Emerald’s Medford Team Earns Space Addendum Certification
06/30/2025 | Emerald TechnologiesWe’re thrilled to announce a major achievement from our Medford, Oregon facility. Andy Abrigo has officially earned her credentials as a Certified IPC Trainer (CIT) under the IPC J-STD-001 Space Addendum, the leading industry standard for space and military-grade electronics manufacturing.
Magnalytix and Foresite to Host Technical Webinar on SIR Testing and Functional Reliability
06/26/2025 | MAGNALYTIXMagnalytix, in collaboration with Foresite Inc., is pleased to announce an upcoming one-hour Webinar Workshop titled “Comparing SIR IPC B-52 to Umpire 41 Functional & SIR Test Method.” This session will be held on July 24, 2025, and is open to professionals in electronics manufacturing, reliability engineering, and process development seeking insights into new testing standards for climatic reliability.