Keysight, Synopsys Collaborate in TSMC’s N6RF Design Reference Flow
June 20, 2022 | Keysight Technologies, Inc.Estimated reading time: 2 minutes
Keysight Technologies, Inc., a leading technology company that delivers advanced design and validation solutions to help accelerate innovation to connect and secure the world, announced that Keysight's PathWave RFPro, integrated with the Synopsys Custom Compiler design environment, is enabled to support TSMC's newest N6RF Design Reference Flow.
EDA tool and design methodology support are critical for integrated circuit (IC) designers. The latest TSMC N6RF Design Reference Flow provides guidance for designers that need to accurately perform circuit design and simulation based on TSMC's advanced N6RF CMOS technology for next generation 5G and wireless applications.
Keysight and Synopsys developed the example custom design in Synopsys Custom Compiler with the capability to perform integrated electromagnetic (EM) analysis and custom radio frequency (RF) device modeling in Keysight PathWave RFPro. Customers can use PathWave RFPro with Custom Compiler as part of an end-to-end workflow that assures EM simulation and circuit layout interoperability.
"With Keysight's PathWave RFPro EM simulation tightly integrated into Synopsys Custom Compiler, customers have a proven solution for fast and accurate design of wireless chips using TSMC's N6RF Design Reference Flow," said Niels Faché, vice president and general manager of Keysight's PathWave Software Solutions. "Integrated EM simulation is needed for verification and optimization of the parasitic effects found in today's multi-technology RF designs. Iterative EM-circuit co-simulation helps designers ensure first-pass success and this interoperability achievement is a testimony to the collaboration between TSMC, Synopsys and Keysight."
Keysight's contribution to the Reference Flow also features detailed application notes, co-authored by Keysight and Synopsys, for efficient implementation by IC designers. The TSMC N6RF Design Reference Flow is released and available, with N6RF technology packages, from TSMC.
"The creation of the Reference Flow is a natural progression that builds on our long collaboration with Keysight to integrate Synopsys Custom Compiler and RFPro," said Aveek Sakar, vice president of engineering at Synopsys. "The new reference flow offers designers a head start in RF design and simulation activities with TSMC's latest and most advanced RF CMOS technology*."
"Our collaboration with Keysight and Synopsys enables customers to implement advanced IC design and simulation flows for our industry-leading RF CMOS technology," said Suk Lee, vice president of Design Infrastructure Management Division at TSMC. "We're pleased with the results of the work that both Keysight and Synopsys performed on this RF Design Reference Flow and looking forward to our continued partnership to help RF IC design customers meet complex requirements and launch their differentiated products quickly to the market."
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.