Siemens Collaborates with UMC to Develop 3D Integrated Circuit Hybrid Bonding Workflow
September 22, 2022 | SiemensEstimated reading time: 1 minute
Siemens Digital Industries Software announced it has collaborated with leading semiconductor foundry United Microelectronics (UMC) to develop and implement a new multi-chip 3D integrated circuit (IC) planning, assembly validation and parasitic extraction (PEX) workflow for UMC’s wafer-on-wafer and chip-on-wafer technologies. UMC plans to soon offer this new flow to its global roster of customers.
By stacking silicon die or chiplets on top of each other in a single packaged device, companies can achieve the functionality of multiple devices on the same or smaller chip area. This not only saves space but also enables companies to achieve greater system performance and functionality at lower power than traditional configurations of laying out multiple chips on a PCB.
“We are pleased to be able to offer our customers a robust and proven foundry design kit and associate workflow that they can use to validate their stacked device designs, and help correct die alignment and connectivity, while extracting assembly parasitics for use in signal integrity simulations,” said Osbert Cheng, vice president of device technology development and design support at UMC. “Our mutual customers are increasingly interested in 3D IC solutions for applications including high-performance computing, RF, and AIoT, and this collaboration with Siemens can help to accelerate time-to-market of their integrated product designs.”
UMC developed its new hybrid-bonding 3D layout vs. schematic (LVS) verification and parasitic extraction workflow using Siemens’ XPEDITION™ Substrate Integrator software for design planning and assembly, together with Siemens’ Calibre® 3DSTACK software for inter-die connectivity checking, Calibre nmDRC software, Calibre nmLVS software, and Calibre xACT™ software for IC and inter-die extended physical and circuit verification tasks.
“Siemens is pleased to continue our collaboration with UMC, which has once again resulted in delivering significant benefits to our mutual customers,” said AJ Incorvaia, senior vice president of Electronic Board Systems at Siemens Digital Industries Software. “As these customers continue to develop higher complexity designs, UMC and Siemens stand ready to deliver the advanced workflows that customers need to help bring these increasingly sophisticated designs to life.”
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.