The New Chapter: The Benefits of Continuing Education
Marcy’s Musings: Boosting Your Inner Layer Precision and Production Outcomes
It’s Only Common Sense: You’ve Got to Hustle
Cadence Wins Four 2023 TSMC OIP Partner of the Year Awards
October 20, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that it has won four Open Innovation Platform® (OIP) Partner of the Year awards from TSMC for its EDA and IP design solutions. Cadence was presented with awards for the joint development of the N2 and N3P design infrastructure, 3Dbloxdesign prototyping solution, mmWave design solutions and DSP IP. The awards build upon the companies’ long-standing history of collaboration that has delivered many highly innovative SoC and advanced packaging design solutions to the global market.
The awards are based on the following TSMC collaborations:
- N2 and N3P Design Infrastructure: Cadence optimized its complete digital and custom/analog flows for the TSMC N2 and N3E process technologies to help customers achieve power, performance and area (PPA) goals and accelerate innovation. Additionally, Cadence’s AI-powered solutions, Cadence® Cerebrus™ Intelligent Chip Explorer and Virtuoso® Studio, support these nodes, offering customers innovative automation capabilities to make them more efficient.
- Joint Development of 3Dblox Design Prototyping Solution: Design flows based on the Cadence Integrity™ 3D-IC Platform support the TSMC 3Dblox standard for 3D front-end design partitioning in complex systems. The flows include system prototyping flows, which are optimized for all of TSMC’s latest 3DFabric™ offerings, including Integrated Fan-Out (InFO), Chip-on-Wafer-on-Substrate (CoWoS®) and System-on-Integrated-Chips (TSMC-SoIC® ) technologies.
- Joint Development of mmWave Design Solutions: The new Cadence Virtuoso Studio was integrated into the TSMC N16 mmWave RF design reference flow and N6RF design reference flow, and support has been added for the N4P RF design reference flow. In addition, Cadence collaborated with TSMC to optimize the Virtuoso platform for the 79GHz mmWave design reference flow on TSMC’s N16 process.
- DSP IP: Cadence expanded its collaboration with TSMC’s Soft IP9000 team to certify Cadence Tensilica® DSP IP in the TSMC integration flow.
“TSMC works continuously with our OIP design partners to enable technology advancements that make it faster and easier for customers to deliver competitive designs to market, simpler for customers to adopt our solutions,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “Cadence’s commitment to design excellence is exemplary, and the TSMC OIP Partner of the Year awards are a testament to their dedication to ongoing innovation.”
“By continuing to collaborate closely with TSMC, we’re constantly energized by the innovations our customers bring to life using our technologies,” said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. “It’s an honor to be recognized with these prestigious TSMC awards, and they are a testament to the work we’ve done to enable our customers to achieve their design and time-to-market goals.”
Share on:
Suggested Items
Spotlight on PEDC: Filbert Arzola
12/19/2024 | Andy Shaughnessy, Design007 MagazineIPC and FED have teamed up to create a new PCB design conference in Vienna, Austria. The Pan-European Electronics Design Conference (PEDC) takes place Jan. 29-30 at the NH Danube City hotel in Vienna. Raytheon’s Filbert Arzola is presenting “Engineering and Adapting Model-based PCB Design in Step with Sustainability and Digital Twins” at PEDC. I asked Filbert to discuss what attendees can expect from his class.
Avnet Insights: Engineers Outline Opportunity for AI
12/19/2024 | AvnetFor the fourth consecutive year, Avnet, Inc. (Nasdaq: AVT) will release its Avnet Insights survey, which has been keeping a pulse on how engineers are responding to the market since 2021. This year’s survey examines technology’s new frontier: Artificial Intelligence, and the promise – and challenges – it presents for product design.
IPC/WHMA Launches Groundbreaking Online Course on Wire Harness Design
12/18/2024 | IPCIPC/WHMA is excited to announce the launch of its new online instructor-led training course, "Introduction to Wire Harness Design I," available now through the IPC EDGE Learning Management System.
The Companion Guide to 'Designing for Reality' by Matt Stevenson Now Available
12/19/2024 | I-Connect007I-Connect007 is excited to announce the release of "The Companion Guide to...Designing for Reality," written by Matt Stevenson of ASC Sunstone Circuits. This essential resource builds on the foundational insights presented in "The Printed Circuit Designer’s Guide to... Designing for Reality" and delivers advanced strategies for scaling PCB production.
Global PCB Connections: Following DFM Rules Leads to Better Boards
12/18/2024 | Jerome Larez -- Column: Global PCB ConnectionsAs a PCB field applications engineer, ensuring smooth communication between PCB designers and fabricators is one of my frequent challenges. A critical part of that dialogue is design for manufacturing (DFM). Many designers, even experienced ones, often misunderstand or overlook important DFM considerations. They may confuse design rules with manufacturing minimums, leading to technically feasible designs that are difficult or costly to produce. In this column, I will clarify some common DFM guidelines and help designers understand the difference between “design rules” and “minimums” while sharing best practices that will simplify the production process and ensure the highest quality PCB.