Global Citizenship: Together for a Perfect PCB Solution
Smart Automation: Odd-form Assembly—Dedicated Insertion Equipment Matters
Nolan’s Notes: Everyone Has Their Eye on India
Indium Corporation Expert to Present at MiNaPAD 2024
May 27, 2024 | Indium CorporationEstimated reading time: 1 minute
Indium Corporation’s Senior Global Product Manager for Semiconductor and Advanced Materials, Sze Pei Lim, will deliver two technical presentations at the 11th Micro/Nano-Electronics Packaging and Assembly, Design and Manufacturing (MiNaPAD) Forum, taking place June 19-20 in Grenoble, France.
On June 19, Lim will discuss innovative interconnect materials for semiconductor assembly and advanced packaging, particularly for small form factor modules, including solder paste for ultra-fine pitch printing, solders with various melting temperatures for hierarchical soldering, novel ultra-low residue no-clean flux formulations for flip-chip attach that are compatible with underfill and molding compounds, and an adhesive agent for fluxless soldering with a formic acid atmosphere. As advanced packaging continues to drive toward heterogeneous integration, new materials need to be developed to address the many challenges faced in the assembly process.
On June 20, Lim will share the findings from an iNEMI joint collaboration project involving various companies. The presentation will explore the effects of voids on solder joint reliability in first-level interconnect (FLI) by examining the results of three different reliability tests. With the emergence of advanced packaging technology and heterogeneous integration, micro Cu-pillar bump is widely used as FLI. Micro voids are often found in this kind of FLI flip-chip attach and there are limited insights on the effects of voids on the reliability of the flip-chip solder joint.
As the Senior Global Product Manager for Semiconductor and Advanced Materials, Lim works closely with the R&D and manufacturing teams and collaborates with leading semiconductor companies and contract manufacturers around the world. She is a task force member of the International Electronics Manufacturing Initiative’s (iNEMI) Packaging Technology Integration Group and has co-chaired several industry projects and road mapping initiatives over the past five years. She is also a member of the executive committee of the Institute of Electrical and Electronics Engineers (IEEE) Packaging Society Malaysia Chapter. Lim is a part of the organizing committee for the International Electronics Manufacturing Technology (IEMT) and has authored several technical papers. She regularly presents at international technical conferences. Lim earned her bachelor’s degree from the National University of Singapore, where she majored in industrial chemistry with a focus on polymers. She is a Certified SMT Process Engineer and has earned her Six Sigma Green Belt.
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
U.S. CHIPS Act Funding Detailed on SIA Website
09/12/2025 | Nolan Johnson, I-Connect007The U.S. CHIPS Act has moved well into the implementation stage in 2025. But where has that money gone? The Semiconductor Industry Association has been tracking these projects and provides details on its website. It was updated May. Among the five key programs being managed under CHIPS, two stand out as influencing advanced electronic packaging: the National Advanced Packaging Manufacturing Program (NAPMP), and the CHIPS Manufacturing USA Institute (MFG USA).
Advanced Packaging-to-Board-Level Integration: Needs and Challenges
09/15/2025 | Devan Iyer and Matt Kelly, Global Electronics AssociationHPC data center markets now demand components with the highest processing and communication rates (low latencies and high bandwidth, often both simultaneously) and highest capacities with extreme requirements for advanced packaging solutions at both the component level and system level. Insatiable demands have been projected for heterogeneous compute, memory, storage, and data communications. Interconnect has become one of the most important pillars of compute for these systems.
Advanced Packaging: Preparation is Now
09/15/2025 | Nolan Johnson, I-Connect007In this interview, Matt Kelly, CTO for the Global Electronics Association, and Devan Iyer, chief strategist of advanced packaging, define advanced electronics packaging and the critical nature of getting it right in the electronics manufacturing field. They share details from their white paper, “Advanced Packaging to Board Level Integration—Needs and Challenges,” and provide insight into how next-generation packaging will change the design, fabrication, and assembly of printed circuit boards, including the implications for final system assembly.
ASMPT Announces Gordon Lam as Chief Commercial Officer for SEMI Solutions
09/08/2025 | ASMPTASMPT, the world's leading provider of integrated hardware and software solutions for semiconductor and electronics manufacturing, announced the appointment of Mr. Gordon Lam as Chief Commercial Officer for Semiconductor Solutions (SEMI Solutions).
Defense Speak Interpreted: If CHIPS Cuts Back, What Happens to Electronics Packaging Funds?
09/02/2025 | Dennis Fritz -- Column: Defense Speak InterpretedIn my May column, I examined the topic of the CHIPS Act and its current status as a U.S. government program. I found that CHIPS activities continue, but some corporations have delayed or canceled them because of budget cuts or corporation-specific problems. However, CHIPS integrated circuits—mostly administered by the Department of Commerce—don’t fully drive the electronics interconnection activity being funded by the government. Let’s cover the progress/status of other programs: