-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueIPC APEX EXPO 2025: A Preview
It’s that time again. If you’re going to Anaheim for IPC APEX EXPO 2025, we’ll see you there. In the meantime, consider this issue of SMT007 Magazine to be your golden ticket to planning the show.
Technical Resources
Key industry organizations–all with knowledge sharing as a part of their mission–share their technical repositories in this issue of SMT007 Magazine. Where can you find information critical to your work? Odds are, right here.
The Path Ahead
What are you paying the most attention to as we enter 2025? Find out what we learned when we asked that question. Join us as we explore five main themes in the new year.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - smt007 Magazine
PCB Surface Topography and Copper Balancing Under Large Form Factor BGAs
October 1, 2024 | Neil Hubble, Akrometrix and Gary A. Brist, Intel CorporationEstimated reading time: 1 minute

Editor’s Note: This paper was originally published in the Proceedings of IPC APEX EXPO 2024.
Background
As CPU and GPU packages grow larger and contain higher pin/ball counts, the importance of managing the printed circuit board (PCB) surface coplanarity for package assembly increases. The PCB surface coplanarity under a package is a product of both the global bow/twist of the PCB and the local surface topography under the package. In general, the surface topography is dependent the choice of material and layer stackup and the interaction between the innerlayer copper patterns and prepreg resin flow.
Advances in chiplet design and heterogeneous integration solutions in electronic packaging are enabling complex packages with increasing total die areas, resulting in the need for larger CPU and GPU packages1. Based on trends and advances in package integration, it is expected that future packages exceeding 100–120 mm on a package edge will become more common. This increases the challenge of the second-level interconnect (SLI) assembly processes when attaching the package to the PCB due to the combined coplanarity and topography variations of the PCB and package. These combined influences between the PCB and package are the key drivers of SLI defects such as solder bridging or solder joint opens during PCB assembly.2,3 Figure 1 is a graphical depiction of how the global PCB warpage or curvature under the package must be smaller for larger packages to achieve the same PCB coplanarity under the package.
Figure 1: PCB coplanarity under package.
The characterization of PCB coplanarity under the package footprint has been studied historically, including influences of assembly temperatures on dynamic PCB coplanarity as the PCB and package move together through the assembly reflow temperature profile.4,5,6 Other works have shown how the choice of PCB materials, fabrication process conditions, and design each impact global PCB bow/twist and warpage7.
To continue reading this article, which originally published in the September 2024 SMT007 Magazine, click here.
Suggested Items
Transition Automation to Showcase Expanding Line of Permalex Squeegee Products at IPC APEX EXPO
03/07/2025 | Transition AutomationTransition Automation, Inc. (TA) is exhibiting a full product range of Permalex Edge Metal Squeegees and Holder systems at this year’s IPC APEX EXPO
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
03/07/2025 | Andy Shaughnessy, I-Connect007It’s been a busy week. My must-reads include articles and news items on global trends and challenges, groundbreaking technology, the hunt for the elusive young PCB designers, and some personnel changes. We also have a great column on the value of following up and keeping promises. We’re all guilty of “dropping the ball” from time to time, aren’t we?
Chris Mundy Joins Ventec as Commercial Director for EMEA & Americas
03/07/2025 | VentecVentec International Group is delighted to announce the appointment of Chris Mundy as Commercial Director for EMEA & Americas.
Summit Interconnect Announces Key Executive Appointments: Sean Patterson Named CTO, Michael Norman Joins as President and COO
03/06/2025 | Summit Interconnect, Inc.Summit Interconnect, a leading provider of advanced PCB manufacturing solutions, is pleased to announce two key leadership updates to its executive team.
Recruiting the Next Generation of PCB Designers at Garmin
03/06/2025 | Andy Shaughnessy, I-Connect007Laura Beth (LB) Yates, PCB design engineering manager at Garmin, discusses the company's innovative approach to recruiting the next generation of PCB designers. As she points out, the best part of her job is “going to work every day with my friends and making cool stuff.”