BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
October 2, 2024 | BUSINESS WIREEstimated reading time: 2 minutes
BrainChip Holdings Ltd, the world’s first commercial producer of ultra-low power, fully digital, event-based, brain-inspired AI, today introduced the Akida™ Pico, the lowest power acceleration co-processor that enables the creation of very compact, ultra-low power, portable and intelligent devices for wearable and sensor integrated AI into consumer, healthcare, IoT, defense and wake-up applications.
Akida Pico accelerates limited use case-specific neural network models to create an ultra-energy efficient, purely digital architecture. Akida Pico enables secure personalization for applications including voice wake detection, keyword spotting, speech noise reduction, audio enhancement, presence detection, personal voice assistant, automatic doorbell, wearable AI, appliance voice interfaces and more.
The latest innovation from BrainChip is built on the Akida2 event-based computing platform configuration engine, which can execute with power suitable for battery-powered operation of less than a single milliwatt. Akida Pico provides power-efficient footprint for waking up microcontrollers or larger system processors, with a neural network to filter out false alarms to preserve power consumption until an event is detected. It is ideally suited for sensor hubs or systems that need to be monitored continuously using only battery power with occasional need for additional processing from a host.
BrainChip’s exclusive MetaTF™ software flow enables developers to compile and optimize their specific Temporal-Enabled Neural Networks (TENNs) on the Akida Pico. With MetaTF’s support for models created with TensorFlow/Keras and Pytorch, users avoid needing to learn a new machine language framework while rapidly developing and deploying AI applications for the Edge.
Among the benefits of Akida Pico are:
- Ultra-low power standalone NPU core (<1mW)
- Support power islands for minimal standby power
- Industry-standard development environment
- Very Small logic die area
- Optimize overall die size with configurable data buffer and model parameter memory
“Like all of our Edge AI enablement platforms, Akida Pico was developed to further push the limits of AI on-chip compute with low latency and low power required of neural applications,” said Sean Hehir, CEO at BrainChip. “Whether you have limited AI expertise or are an expert at developing AI models and applications, Akida Pico and the Akida Development Platform provides users with the ability to create, train and test the most power and memory efficient temporal-event based neural networks quicker and more reliably.”
BrainChip’s Akida is an event-based compute platform ideal for early detection, low-latency solutions without massive compute resources for robotics, drones, automotive and traditional sense-detect-classify-track solutions. BrainChip provides a range of software, hardware and IP products that can be integrated into existing and future designs, with a roadmap for customers to deploy multi-modal AI models at the edge.
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
10/24/2025 | Andy Shaughnessy, I-Connect007This week, we have quite a bit of international content in this week’s list of must-reads. Nothing happens in a vacuum, including electronics manufacturing and design, and this has been quite an eventful year. How many of us are now tariff experts? I’m certainly not, but that hasn’t stopped me from opining about the situation.
AI Triggers Next Paradigm Shift in PDN
10/23/2025 | Istvan Novak, SamtecArtificial intelligence (AI), together with machine learning (ML), is creating an unprecedented surge of computing and networking infrastructure needs. This, in turn, has dramatically increased the power consumption of computing and networking chips.
PDN Optimization: Balancing Performance and Cost in SoC Designs
10/22/2025 | Zach Caprai. Siemens EDAThis article demonstrates advanced PDN optimization techniques through a real-world case study of AMD’s Versal adaptive SoC platform. Using the VCK190 evaluation kit featuring the Versal AI Core series VC1902 device, I’ll explore how effective PDN design and optimization can help meet demanding technical specifications while addressing essential business goals.
Beyond Design: The Fundamental Structure of Spectral Integrity
10/21/2025 | Barry Olney -- Column: Beyond DesignImpedance can be characterized in both the time and frequency domains. In the time domain, it influences how electromagnetic energy propagates through interconnects, affecting signal integrity and waveform fidelity. In the frequency domain, AC impedance determines how well the network can suppress noise and deliver clean power at a range of frequencies. AC impedance shapes how power rails respond to transient loads.
NOVOSENSE, UAES and Innoscience Advance Power Electronics for New Energy Vehicles
10/20/2025 | PRNewswireThe partnership focuses on developing next-generation intelligent integrated Gallium Nitride (GaN) products. Leveraging their combined expertise, the new devices will deliver more reliable GaN driving and protection features, enabling higher power density and paving the way for wider adoption in automotive systems.