Knocking Down the Bone Pile: Gold Mitigation for Class 2 Electronics
Punching Out: Your Financial Preparation for a Sale
Nolan's Notes: The Next Killer App in Component Manufacturing
ZESTRON South Asia releases whitepaper – Impact of Cleaning Technology on Discrete Packaging - The Difference in Wire Bonding Yield
December 2, 2024 | ZESTRONEstimated reading time: 1 minute
ZESTRON, the global leading provider of high precision cleaning products, services, and training solutions in the electronics manufacturing and semiconductor industries, is pleased to release the whitepaper “Impact of Cleaning Technology on Discrete Packaging - The Difference in Wire Bonding Yield”
Whitepaper Abstract:
Lead frame packages are commonly used in semiconductor package fabrication, where interconnections between the integrated circuits (IC) and the metal leads are typically established through die attach and wire bonding processes. Standard materials like epoxies, adhesives, or solder pastes are most often used in the die attach process. However, it is critical to remove any flux residues left behind after soldering before proceeding with wire bonding and molding to ensure maximum yield in packages that use solder paste for die attachment. One of the most widely used cleaning agents to remove flux residues is isopropyl alcohol (IPA). While IPA is commonly used as a general cleaner in the electronics industry, it is not the most effective solution for flux removal.
Semiconductor package manufacturers produce millions of units daily and therefore, a small improvement in the wire bonding yield can significantly impact production efficiency and the overall product costs.
One such OEM was producing lead frame packages and using IPA (Isopropyl alcohol) in the ultrasonic cleaning process. However, their process resulted in a wire bonding yield of only 98%, measured after the molding and deflashing processes. This indicated significant motivation to improve the cleaning process and the wire bonding yield.
A Design of Experiment (DOE) was developed to assess alternative cleaning agents and process equipment, aiming to optimize the cleaning process and to be evaluated based on the improvement in wire bonding yield. Process qualification was conducted through a pull test according to the MIL-STD-883E method 2011.7. Throughout the DOE process iterations, process improvements were identified through visual inspection, pull and shear testing as well as overall yield measurement from the wire bonding process.
Share on:
Suggested Items
Scanfil Boosts Investment in Electronics Manufacturing in the US
05/08/2025 | BUSINESS WIREScanfil is investing in a second electronics manufacturing line in Atlanta, Georgia, USA. The demand for manufacturing electronics in the USA has increased over the past two years and is expected to continue growing.
ZESTRON Announces New Reliability and Solutions Service for Risk Assessment & Mitigation of Electronic Assemblies
05/06/2025 | ZESTRONZESTRON, the leading global provider of high-precision cleaning products, services, and training solutions, is thrilled to introduce its new Reliability and Solutions (R&S) service.
Knocking Down the Bone Pile: Gold Mitigation for Class 2 Electronics
05/07/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn electronic assemblies, the integrity of connections between components is paramount for ensuring reliability and performance. Gold embrittlement and dissolution are two critical phenomena that can compromise this integrity. Gold embrittlement occurs when gold diffuses into solder joints or alloys, resulting in mechanical brittleness and an increased susceptibility to cracking. Conversely, gold dissolution involves the melting away of gold into solder or metal matrices, potentially altering the electrical and mechanical properties of the joint.
Happy’s Tech Talk #38: Novel Metallization for UHDI
05/07/2025 | Happy Holden -- Column: Happy’s Tech TalkI have been involved in high-density electronics substrates since 1970 when I joined Hewlett-Packard’s RF semiconductor group after college. Figure 1 shows the difference between trace/space lithography for substrates and silicon starting in 1970. My projects involved sapphire circuits for RF devices, but the figure displays the state of PCBs and integrated CMOS circuits and their packaging, not discreet RF devices. Even then, semiconductors were 50X higher density.
Elma’s AI Optimized CompacFrame Speeds Development of Rugged GPU-focused Applications
05/05/2025 | Elma ElectronicElma Electronic has expanded its line of SOSA aligned CompacFrame development chassis to include an AI (artificial intelligence) optimized 7-slot version.