Fresh PCB Concepts: Traceability in PCB Design
The Shaughnessy Report: Back to the Future
Designers Notebook: Addressing Future Challenges for Designers
Effects of Advanced Packaging and Stackup Design
December 26, 2024 | I-Connect007 Editorial TeamEstimated reading time: 1 minute
Kris Moyer teaches several PCB design classes for IPC and Sacramento State, including advanced PCB design. His advanced design classes take on some really interesting topics, including the impact of a designer’s choice of advanced packaging upon the design of the layer stackup.
Kris shares his thoughts on the relationship between packaging and stackup, what PCB designers need to know, and why he believes, “The rules we used to live by are no longer valid.”
Kris, tell us how advanced packaging can impact stackup design. What challenges do designers need to be aware of?
Kris Moyer: With advanced packaging you usually need to use HDI or UHDI technology. This usually means sequential lamination. With sequential lamination you need to select materials that can survive multiple lamination thermal cycles.
When we were discussing advanced packaging and stackup design recently, you said, “The rules we used to live by are no longer valid.” Expand on that a little bit.
As I mentioned, your selection of materials is now further restricted by the need for materials that survive multiple lamination cycles. Additionally, since we are adding layers one at a time and need plating on all layers, not just the outer layers, the copper design is now more difficult. Also, since we are adding layers one at a time, we can now have some select instances of unbalanced Z-axis and still meet bow and twist. Furthermore, many of the ultra-thin dielectric layers used in HDI/UHDI are just resin-coated copper without any reinforcement, so CTE/FA can be more of an issue.
To read this entire conversation, which appeared in the December 2024 issue of Design007 Magazine, click here.
Share on:
Suggested Items
Synopsys Teams Up with SEMI Foundation to Drive Workforce Development Initiatives in Semiconductor Industry
02/20/2025 | SEMISynopsys, Inc. and the SEMI Foundation today announced the signing of a Memorandum of Understanding (MoU) at Synopsys’ corporate headquarters in Sunnyvale, Calif. to advance workforce development within the semiconductor chip design sector.
New EDA Tool Company Embraces AI and Code
02/19/2025 | I-Connect007 Editorial TeamAt DesignCon 2025, we met with Duncan Haldane, CEO and co-founder of the EDA software company JITX, based in Berkeley and San Jose, California. This PCB design tool runs on AI and software code, which Duncan says can accelerate your design cycle by up to 25x. We asked Duncan to explain how this software came to be, how it works, and what this could mean to the future of PCB design.
Arteris Revolutionizes Semiconductor Design with FlexGen
02/19/2025 | Globe NewswireArteris, Inc., a leading provider of system IP which accelerates system-on-chip (SoC) creation, today introduced FlexGen, a revolutionary, smart network-on-chip (NoC) interconnect IP.
Altair Releases Altair HyperWorks 2025
02/19/2025 | AltairAltair, a global leader in computational intelligence, is thrilled to announce the release of Altair® HyperWorks® 2025, a best-in-class design and simulation platform for solving the world's most complex engineering challenges.
EIPC 2025 Winter Conference, Day 1: From Manufacturing to Sustainability
02/19/2025 | Pete Starkey, I-Connect007The EIPC 2025 Winter Conference, Feb. 4-5, in Luxembourg City, featured keynotes and two days conference proceedings. This is my report of the first day’s conference proceedings. The keynote session and second-day conference proceedings are reported separately.