-
-
News
News Highlights
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLearning to Speak ‘Fab’
Our expert contributors clear up many of the miscommunication problems between PCB designers and their fab and assembly stakeholders. As you will see, a little extra planning early in the design cycle can go a long way toward maintaining open lines of communication with the fab and assembly folks.
Training New Designers
Where will we find the next generation of PCB designers and design engineers? Once we locate them, how will we train and educate them? What will PCB designers of the future need to master to deal with tomorrow’s technology?
The Designer of the Future
Our expert contributors peer into their crystal balls and offer their thoughts on the designers and design engineers of tomorrow, and what their jobs will look like.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - design007 Magazine
Effects of Advanced Packaging and Stackup Design
December 26, 2024 | I-Connect007 Editorial TeamEstimated reading time: 1 minute

Kris Moyer teaches several PCB design classes for IPC and Sacramento State, including advanced PCB design. His advanced design classes take on some really interesting topics, including the impact of a designer’s choice of advanced packaging upon the design of the layer stackup.
Kris shares his thoughts on the relationship between packaging and stackup, what PCB designers need to know, and why he believes, “The rules we used to live by are no longer valid.”
Kris, tell us how advanced packaging can impact stackup design. What challenges do designers need to be aware of?
Kris Moyer: With advanced packaging you usually need to use HDI or UHDI technology. This usually means sequential lamination. With sequential lamination you need to select materials that can survive multiple lamination thermal cycles.
When we were discussing advanced packaging and stackup design recently, you said, “The rules we used to live by are no longer valid.” Expand on that a little bit.
As I mentioned, your selection of materials is now further restricted by the need for materials that survive multiple lamination cycles. Additionally, since we are adding layers one at a time and need plating on all layers, not just the outer layers, the copper design is now more difficult. Also, since we are adding layers one at a time, we can now have some select instances of unbalanced Z-axis and still meet bow and twist. Furthermore, many of the ultra-thin dielectric layers used in HDI/UHDI are just resin-coated copper without any reinforcement, so CTE/FA can be more of an issue.
To read this entire conversation, which appeared in the December 2024 issue of Design007 Magazine, click here.
Suggested Items
Flex Opens New Product Introduction (NPI) Center Serving Healthcare Customers in North America
03/25/2025 | FlexFlex announced the opening of its new product introduction (NPI) center near Boston, Mass., serving healthcare customers.
Airbus Advances Key Technologies for Next-Generation Single-Aisle Aircraft
03/25/2025 | AirbusDuring the 2025 Airbus Summit, Airbus provided an update on its roadmap to pioneer the future of commercial aviation in the decades to come.
New Power Management Chips from TI Maximize Protection, Density and Efficiency for Modern Data Centers
03/24/2025 | Texas InstrumentsTexas Instruments (TI) debuted new power-management chips to support the rapidly growing power needs of modern data centers. As the adoption of high-performance computing and artificial intelligence (AI) increases, data centers require more power-dense and efficient solutions.
Empowering the Future of Advanced Computing and Connectivity: DuPont Unveils Innovative Advanced Circuit Materials in Shanghai
03/24/2025 | DuPontDuPont will showcase how we are shaping the next generation of electronics at the International Electronic Circuits (Shanghai) Exhibition 2025.
Zuken Joins IBM Research AI Hardware Center to Develop Next-Generation AI Hardware Solutions
03/24/2025 | ZukenZuken Inc. announced an agreement with IBM to join the IBM Research AI Hardware Center as a commercial member. The IBM Research AI Hardware Center, a global research hub headquartered at the Albany NanoTech Complex in Albany, NY, aims to develop next-generation chips and systems, including advanced semiconductor packaging, that support the processing power and unprecedented speed that AI requires.