-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueIt's Show Time!
In this month’s issue of PCB007 Magazine we reimagine the possibilities featuring stories all about IPC APEX EXPO 2025—covering what to look forward to, and what you don’t want to miss.
Fueling the Workforce Pipeline
We take a hard look at fueling the workforce pipeline, specifically at the early introduction of manufacturing concepts and business to young people in this issue of PCB007 Magazine.
Inner Layer Precision & Yields
In this issue, we examine the critical nature of building precisions into your inner layers and assessing their pass/fail status as early as possible. Whether it’s using automation to cut down on handling issues, identifying defects earlier, or replacing an old line...
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
Being Flexible in a Rigid World
May 21, 2015 | Michael Carano, RPB Chemical TechnologyEstimated reading time: 3 minutes

With double-digit growth in the foreseeable future, flexible printed circuits (FPC), have found a tremendous niche as an enabler for various electronic applications. This trend is expected to drive the need to increase productivity while improving performance and reducing costs. Of course, in order to sell FPC, one must tackle the unenviable task of metalizing these often difficult-to-plate materials. In particular, the deposition of metal on a polyimide film is discussed. When discussing adhesion of a deposited metal to a substrate, one must focus on two distinct but related processes. The first relates to surface preparation conditioning and the second to the deposition of the metal itself.
Preparing the Polyimide Surface
One common theme that electroplaters often here is surface preparation. Materials such as polyimide are prone to low copper adhesion. To mitigate this situation, specially formulated conditioners are employed to provide a surface that is conducive to adhesion. Any surface that one desires to deposit another coating on requires that surface to be activated. Otherwise, defects (Figure 1) are often found. Generally these defects include:
- Blistering
- Peeling
- Voids
One critical step in the process sequence is to utilize a conditioning agent (prior to electroless copper metallization) that makes the polyimide material more susceptible to adhesion of the palladium catalyst. In turn, the conditioning agent enhances the adhesion of the subsequently plated copper to the polyimide.
As is often the case, electroless copper plating process systems include a second conditioning step after polyimide etch. While this author recommends such a step, it is with reservation. Basically, the second conditioning step must contain materials that are free rinsing so as to not leave a film on the polyimide. Such a film may lead to a barrier that reduces adhesion of the copper deposit. Should such a situation arise, the fabricator would be better served to run a performance test with no extra conditioner, one with 50% of the recommended concentration, and one test with the full recommendation. Then after plating, perform a tape test to quantify the adhesion, or lack thereof.
Electroless Copper Deposition
The importance of the conditioning step not withstanding, total success is not achievable without a low stress electroless copper deposit. Typically, deposited metals exhibiting a high degree of internal stress find it necessary to “pullaway” from the substrate in order to relieve the stress condition.
The literature reviews and basic research studies provide evidence that the grain structure of the copper deposit influences the deposit’s adhesion to the copper interconnect.
Microsections taken from test boards processed in different electroless copper process formulations show vastly varying structures. As shown in Figure 2, the structure is one that is considered a finely grained crystal structure that appeared “loose.” From multiple testing programs, this type of structure was more prone to hole wall pullaway and over all poor adhesion.
In Figure 3, the structure shown has a high correlation to good interconnect reliability, as determined by IST and thermal shock testing. In addition, this type of deposit structure exhibited very low stress and provides excellent adhesion when subjected to tape testing. It is highly recommended that for flex circuit applications, especially dynamic flex, maximum adhesion of the copper to the substrate be achieved. Further, the data supports the assertion that a low- to medium-deposition electroless copper process be employed for flexible circuit manufacturing. These types of electroless copper processes typically provide a low stress deposit with a fairly large grain structure.
This is not to say that direct metallization processes are not compatible to flex circuit fabrication. On the contrary, direct metalization is very proficient with respect to flex and will be reviewed in a future post.
About the Author:
Michael Carano is with RPB Chemical Technology. He has been involved in the PWB, general metal finishing photovoltaic industries for nearly 30 years and is currently co-chair of the IPC Technology Roadmap Executive Committee. Carano holds nine U.S. patents in topics including plating, metallization processes and PWB fabrication techniques. He was inducted into the IPC Hall of Fame in 2014 and has been a regular contributor to various industry publications throughout his career.
Suggested Items
EIPC 2025 Winter Conference, Day 2: A Roadmap to Material Selection
02/20/2025 | Pete Starkey, I-Connect007The EIPC 2025 Winter Conference, Feb. 4-5, in Luxembourg City, featured keynotes and two days of conference proceedings. The keynote session and first-day conference proceedings are reported separately. Here is my review of the second day’s conference proceedings. Delegates dutifully assembled bright and early, well-rested and eager to participate in the second day’s proceedings of the EIPC Winter Conference in Luxembourg.
Designers Notebook: Addressing Future Challenges for Designers
02/06/2025 | Vern Solberg -- Column: Designer's NotebookThe printed circuit board is and will probably continue to be the base platform for most electronics. With the proliferation of new generations of high I/O, fine-pitch surface mount semiconductor package variations, circuit interconnect is an insignificant factor. Circuit board designers continually face challenges such as component quantity and complexity, limited surface area, and meeting the circuit board’s cost target. The printed circuit design engineer’s prominent position demands the development of efficiently manufacturable products that perform without compromise.
DesignCon 2025, Day 2: It’s All About AI
01/30/2025 | Marcy LaRont, I-Connect007It’s hard to get away from the topic of artificial intelligence, but why would you? It’s everywhere and in everything, and my time attending presentations about AI at DesignCon 2025 was well worth it. The conference’s agenda featured engaging presentations and discussions focused on the technological advancements in AI, big data centers, and memory innovations, emphasizing the critical relationship between processors and circuit boards.
Beyond Design: Electro-optical Circuit Boards
01/22/2025 | Barry Olney -- Column: Beyond DesignPredicting the role of PCB designers in 10 years is a challenge. If only I had a crystal ball. However, we know that as technology progresses, the limitations of copper PCBs are increasingly apparent, particularly regarding speed, bandwidth, and signal integrity. Innovations such as optical interconnects and photonic integrated circuits are setting the stage for the next generation of PCBs, delivering higher performance and efficiency. The future of PCB design will probably incorporate these new technologies to address the challenges of traditional copper-based designs.
Designers Notebook: Impact of Advanced Semiconductor Packaging on PCB Stackup
01/07/2025 | Vern Solberg -- Column: Designer's NotebookTo accommodate new generations of high I/O semiconductor packaging, printed circuit board fabrication technology has had to undergo significant changes in both the process methods and the criteria for base material selection and construction sequence (stackup). Many of the new high-function multi-core semiconductor package families require more terminals than their predecessors, requiring a significantly narrower terminal pitch. Interconnecting these very fine-pitch, high I/O semiconductors to the PCB is made possible by an intermediate element referred to as an interposer.