20% Efficient Solar Cell on EpiWafer
September 14, 2015 | Fraunhofer-GesellschaftEstimated reading time: 1 minute
Recently NexWafe GmbH was spun out of the Fraunhofer Institute for Solar Energy Systems ISE, in order to bring the Institute’s kerfless EpiWafer technology to the market and rapid commercialization.
In the EpiWafer technology, a thick crystalline silicon layer is epitaxially deposited and subsequently detached after growth to produce a freestanding wafer of standard thickness.
Due to the radical changes in the manufacturing value chain, EpiWafers can be produced at an appreciably lower cost compared to the traditional wafer manufacturing process. The EpiWafer is a direct substitute for conventional n- or p-doped silicon mono-crystalline wafers.
Now, Fraunhofer ISE reports on substantial progress in the development of its EpiWafers, which are seen as a drop-in replacement for conventional Cz wafers. Fraunhofer ISE’s research team in co-operation with NexWafe has optimized all production steps for the EpiWafer.
Analysis of the new n-doped EpiWafers shows that mean minority carrier lifetimes are above 1000 µs, indicating the same quality as n-type Cz wafers. Solar cells processed on these EpiWafers yield 20% efficiency, independently confirmed at the Fraunhofer ISE CalLab. “I am elated about this fantastic result,” says Dr. Stefan Janz, Head of the Department of Silicon Materials.
“This success attests to our fast progress made in only a few months since focusing on EpiWafers.” The solar cells achieve a short-circuit current of 39.6 mA/cm2, a world-record value for epitaxially grown silicon solar cells. The new results will be presented during the coming European PVSEC in Hamburg.
Dr. Stefan Reber, CEO of NexWafe, is also very excited about the new results: “These values demonstrate that our EpiWafer technology is a game-changing technology. It accelerates the shift of the market towards high efficiency modules by providing high quality drop-in mono-crystalline EpiWafers at a very competitive price.”
Suggested Items
Samsung Electronics Begins Industry’s First Mass Production of 9th-Gen V-NAND
04/29/2024 | Samsung ElectronicsSamsung Electronics, the world leader in advanced memory technology, today announced that it has begun mass production for its one-terabit (Tb) triple-level cell (TLC) 9th-generation vertical NAND (V-NAND), solidifying its leadership in the NAND flash market.
TSMC Celebrates 30th North America Technology Symposium
04/29/2024 | TSMCTSMC unveiled its newest semiconductor process, advanced packaging, and 3D IC technologies for powering the next generation of AI innovations with silicon leadership at the Company’s 2024 North America Technology Symposium.
QinetiQ Achieves UK’s First Jet-to-Jet Teaming Between Aircraft and Autonomous Drone
04/29/2024 | QinetiQQinetiQ has successfully trialled the UK’s first Crewed-Uncrewed-Teaming demonstration between a crewed aircraft and an autonomous jet drone.
Warm Windows and Streamlined Skin Patches – IDTechEx Explores Flexible and Printed Electronics
04/26/2024 | IDTechExFlexible and printed electronics can be integrated into cars and homes to create modern aesthetics that are beneficial and easy to use. From luminous car controls to food labels that communicate the quality of food, the uses of this technology are endless and can upgrade many areas of everyday life.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.