Annihilating Nanoscale Defects
January 14, 2016 | Argonne National LaboratoryEstimated reading time: 4 minutes
Target dates are critical when the semiconductor industry adds small, enhanced features to our favorite devices by integrating advanced materials onto the surfaces of computer chips. Missing a target means postponing a device's release, which could cost a company millions of dollars or, worse, the loss of competitiveness and an entire industry. But meeting target dates can be challenging because the final integrated devices, which include billions of transistors, must be flawless — less than one defect per 100 square centimeters.
Researchers at the University of Chicago and the U.S. Department of Energy's (DOE's) Argonne National Laboratory, led by Juan de Pablo and Paul Nealey, may have found a way for the semiconductor industry to hit miniaturization targets on time and without defects
To make microchips, de Pablo and Nealey's technique includes creating patterns on semiconductor surfaces that allow block copolymer molecules to self-assemble into specific shapes, but thinner and at much higher densities than those of the original pattern. The researchers can then use a lithography technique to create nano-trenches where conducting wire materials can be deposited.
This is a stark contrast to the industry practice of using homo-polymers in complex "photoresist" formulations, where researchers have "hit a wall," unable to make the material smaller.
Before they could develop their new fabrication method, however, de Pablo and Nealey needed to understand exactly how block copolymers self-assemble when coated onto a patterned surface — their concern being that certain constraints cause copolymer nanostructures to assemble into undesired metastable states. To reach the level of perfection demanded to fabricate high-precision nanocircuitry, the team had to eliminate some of these metastable states.
To imagine how block copolymers assemble, it may be helpful to picture an energy landscape consisting of mountains and valleys where some valleys are deeper than others. The system prefers defect-free stability, which can be characterized by the deepest (low-energy) valleys, if they can be found. However, systems can get trapped inside higher (medium energy) valleys, called metastable states, which have more defects.
Page 1 of 2
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/03/2024 | Nolan Johnson, I-Connect007This week’s most important news is strategic—and telling. When one puts together the IPC industry reports, we simply have to include the recent conversation with Shawn DuBravac and Tom Kastner. On the design side, check out the latest “On The Line With…” podcast featuring Brad Griffin from Cadence Design Systems, discussing SI and PI in the realm of intelligent system design.
IMI Welcomes New CEO
05/03/2024 | IMIIntegrated Micro-Electronics, Inc. (IMI),The IMI Board of Directors announced, in a disclosure dated April 25, 2024, the appointment of Louis Sylvester Hughes, Chief Executive Officer (CEO).
Gstar Announced the Strategic Move: Groundbreaking of Silicon Wafer Factory Construction in Indonesia
05/03/2024 | PRNewswireRecently, Gstar held a groundbreaking ceremony for its silicon rod and silicon wafer factory, marking the beginning of the rapid construction phase.
ZESTRON Academy Launches 2024 Advanced Packaging & Power Electronics Webinar Series
05/01/2024 | ZESTRONZESTRON, the leading global provider of high-precision cleaning products, services, and training solutions in the electronics manufacturing and semiconductor industries, proudly announces the launch of its highly anticipated webinar series on Advanced Packaging & Power Electronics, a webinar series on the latest innovations, cleaning, and corrosion challenges.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.