-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueShowing Some Constraint
A strong design constraint strategy carefully balances a wide range of electrical and manufacturing trade-offs. This month, we explore the key requirements, common challenges, and best practices behind building an effective constraint strategy.
All About That Route
Most designers favor manual routing, but today's interactive autorouters may be changing designers' minds by allowing users more direct control. In this issue, our expert contributors discuss a variety of manual and autorouting strategies.
Creating the Ideal Data Package
Why is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal design data package for your design.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Cadence Sigrity 2017 Delivers Fast Path to PCB Power Integrity Signoff
January 27, 2017 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. today announced availability of the Sigrity 2017 technology portfolio, which introduces several key features specifically designed to speed up PCB power and signal integrity signoff. Among the features included in the newest version of the Cadence Sigrity portfolio are the Allegro PowerTree topology viewer and editor, which enable designers to quickly assess power delivery decisions early in the design cycle. The latest release of Sigrity also includes a PCI Express (PCIe) 4.0 compliance kit for checking signal integrity compliance with the latest PCIe specification when it is certified later this year.
The ability to accelerate PCB power and signal integrity signoff is not only critical for designing standalone circuit boards, but is also an important element for designing complete end products. Sigrity 2017 is one of Cadence’s System Design Enablement technologies helping companies to create innovative, high-quality electronic products from chips, to boards, to entire systems. More detail on the Sigrity 2017 portfolio may be found at cadence.com/go/Sigrity2017.
Determining the path for power delivery early in the design cycle is critical to PCB design teams. The PowerTree user interface uniquely allows for a power topology to be viewed for quick and accurate determination of the best path for power delivery. The technology also allows for easy editing as designs change. The information stored in the PowerTree environment is then used later in the design cycle to provide automated setup of post-route power integrity analysis for faster closure.
Also included in the Sigrity 2017 release is library management for power integrity models through the analysis model manager. Models can be saved and automatically retrieved from the analysis model manager library when design components are reused. This method also speeds development by automating processes that in the past have been repeatedly carried out manually.
The Sigrity 2017 release also helps designers incorporate the latest PCIe technology for high-speed interconnect as they work to ensure signal integrity. It includes a compliance kit for PCIe 4.0 interfaces in the Sigrity SystemSI Serial Link Analysis tool to automatically qualify signal quality standards instead of manually checking and measuring against standards documents.
“The Sigrity 2017 portfolio includes technology designed to increase efficiency and speed up the design process,” said Steve Durrill, Senior Product Engineering Group Director, Cadence. “Each of the features we’ve updated have been improved with the goal of helping our customers get high-performing products out the door faster. The work we’ve done to develop the PCIe 4.0 compliance kit even before the standard has been ratified is a visible and important example of this focus on customer requirements and time to market.”
“Teradyne has worked closely with Cadence to enable our PCB designers to take a more active role in power integrity design,” said Paul Carlin, Design Technology Group Manager. “The new updates to the Sigrity portfolio will help improve efficiencies to accelerate our product development time. This is an important advantage for Teradyne.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available here.
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
Ansys 2025 R2 Enables Next-Level Productivity by Leveraging AI, Smart Automation, and Broader On-Demand Capabilities
07/30/2025 | PRNewswireAnsys, now part of Synopsys, announced 2025 R2, featuring new AI-powered capabilities across the portfolio that accelerate simulation and expand accessibility.
Target Condition: The 5 Ws of PCB Design Constraints
07/29/2025 | Kelly Dack -- Column: Target ConditionHave you ever sat down to define PCB design constraints and found yourself staring at a settings window with more checkboxes than a tax form? You’re not alone. For many designers—especially those newer to the layout world—the task of setting up design constraints can feel like trying to write a novel in a language you just started learning.
Zuken to Showcase Defence & Security-Focused Electronic Systems Design Solutions at DSEI 2025
07/24/2025 | ZukenZuken, a global leader in electronic and electrical design automation, will showcase its latest innovations for defence and security systems at DSEI 2025, taking place at ExCeL London from 9–12 September 2025.
Creating a Design Constraint Strategy
07/24/2025 | I-Connect007 Editorial TeamMost designers learn how to set their design constraints through trial and error. EDA vendors’ guidelines explain how to use their particular tools’ constraints, and IPC standards offer a roadmap, but PCB designers usually develop their own unique styles for setting constraints. Is there a set of best practices for setting constraints? That’s what I asked Global Electronics Association design instructor Kris Moyer, who covers design constraints in his classes.
Elementary Mr. Watson: Closing the Gap Between Design and Manufacturing
07/23/2025 | John Watson -- Column: Elementary, Mr. WatsonModern PCB designers are not merely engineers or technicians. I believe that PCB design, at its core, is an art form, and modern PCB designers should be considered artists. Beyond the technical calculations and engineering rules lies a creative process that involves vision, balance, and a passion for what we do. Like any artist who works with brush and canvas or chisel and stone, a PCB designer shapes invisible pathways that bring ideas to life. Each trace, layer, and component placement reflects thoughtful decisions that blend form, fit, and function.