-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueThe Rise of Data
Analytics is a given in this industry, but the threshold is changing. If you think you're too small to invest in analytics, you may need to reconsider. So how do you do analytics better? What are the new tools, and how do you get started?
Counterfeit Concerns
The distribution of counterfeit parts has become much more sophisticated in the past decade, and there's no reason to believe that trend is going to be stopping any time soon. What might crop up in the near future?
Solder Printing
In this issue, we turn a discerning eye to solder paste printing. As apertures shrink, and the requirement for multiple thicknesses of paste on the same board becomes more commonplace, consistently and accurately applying paste becomes ever more challenging.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - smt007 Magazine
Goepel Extends Availability of ChipVORX to Intel MAX 10 FPGAs
May 22, 2017 | GOEPEL ElectronicEstimated reading time: 1 minute
Goepel electronic has extended the availability of ChipVORX model libraries for FPGA of the Intel MAX 10 to support embedded test and embedded programming.
ChipVORX is a technology for universal control of Chip Embedded Instruments via JTAG port. The special ChipVORX models are modular IP (Intellectual Properties), which contain all relevant access information of the target FPGA and are part of a comprehensive IP library. As part of a project development, users can first select the target FPGA and then enable the desired test or programming function. These include Flash programming (for parallel or serial NOR Flash, including FPGA Boot Flash), RAM Access Test, universal frequency measurement and Bit Error Rate Test (BERT). The ChipVORX® technology allows the user to implement the Embedded System Access (ESA).
The Intel MAX 10 FPGAs are based on a 55nm Embedded NOR Flash technology. The FPGAs are delivered in different packages with up to 672 pins. Adaption is possible via the JTAG interface.
By design integrated test electronics no needles or probes are necessary for contacting the UUT. In addition, a mix with non-intrusive methods such as Boundary Scan or Processor Emulation is easily possible on a platform. Application settings for the contents (including the connection between IP and pin) are performed automatically and without FPGA synthesis. Parameters for functions like Bit Error Rate Test and frequency measurement are interactively set via control panels and become operative immediately. The ChipVORX model libraries enable fast system adaption with unified equipment for all testing and programming tasks. Thereby, overall process efficiency is improved, investments are protected and costs are smaller related to external testers.
Suggested Items
Designing for Cost to Manufacture
11/21/2024 | Marcy LaRont, I-Connect007ICAPE's Richard Koensgen, a seasoned field application engineer with a rich background in PCB technology, shares his journey of working with customers and manufacturers through the intricacies of circuit board development and emphasizes the importance of early-stage collaboration with PCB designers. With a focus on tackling the most challenging aspects of PCB design and manufacturing, he discusses everything from layout considerations to the thermal challenges of today's technology when it comes to designing for cost.
OSI Systems Receives $11M Order for Electronic Assemblies
11/21/2024 | BUSINESS WIREOSI Systems, Inc announced that its Optoelectronics and Manufacturing division has received an order for approximately $11 million to provide critical electronic sub-assemblies for a leading-edge healthcare original equipment manufacturer (OEM), known for innovative and specialized medical solutions.
CHIPS for America Announces Up to $300M in Funding to Boost U.S. Semiconductor Packaging
11/21/2024 | U.S. Chamber of CommerceThe Biden-Harris Administration announced that the U.S. Department of Commerce (DOC) is entering negotiations to invest up to $300 million in advanced packaging research projects in Georgia, California, and Arizona to accelerate the development of cutting-edge technologies essential to the semiconductor industry.
NTT, Olympus Joint Demonstration Shows IOWN APN's Low-latency Capability
11/21/2024 | JCN NewswireNTT Corporation and Olympus Corporation announced that, following the start of their joint experiment in March of the world’s first cloud endoscope system which processes endoscopic videos on the cloud, they jointly established a cloud endoscopy system utilizing the IOWN APN technology.
Hon Hai Joins OpenUSD Alliance to Promote Standardized and Open Source Universal Scenario Description (USD) Technology
11/21/2024 | Hon Hai Technology GroupHon Hai Technology Group , the world’s largest technology manufacturing and service provider, announced that it has joined the Alliance for OpenUSD (AOUSD ) to support the construction of a 3D ecosystem and promote Cooperation among various industries around the world promotes the standardization of Universal Scene Description (USD ).