-
-
News
News Highlights
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current Issue
Spotlight on North America
A North America spotlight exploring tariffs, reshoring, AI demand, and supply chain challenges. Plus, insights on cybersecurity, workforce development, and the evolving role of U.S. electronics manufacturing.
Wire Harness Solutions
Explore what’s shaping wire harness manufacturing, and how new solutions are helping companies streamline operations and better support EMS providers. Take a closer look at what’s driving the shift.
Spotlight on Europe
As Europe’s defense priorities grow and supply chains are reassessed, industry and policymakers are pushing to rebuild regional capability. This issue explores how Europe is reshaping its electronics ecosystem for a more resilient future.
- Articles
- Columns
- Links
- Media kit
||| MENU - smt007 Magazine
Rework and Reball Challenges for Wafer Level Packages
October 16, 2017 | Lauren Cummings and Priyanka Dobriyal, Ph.D., Intel Corp.Estimated reading time: 5 minutes
Rework and reball process yield is influenced by several different factors, and can be classified into four general categories, including: (1) personnel; (2) methods; (3) materials; and (4) machine/ tooling. Figure 3 summarizes the various categories and sub-categories for a typical PCB assembly.
Figure 3: Diagram showing the factors that dictate the yield of rework and reball processes.
The personnel category represents the “human factor,” and includes handling, training, and quality control. The personnel factor is especially important for WLPs and other small form factor devices, as the components are much more fragile than standard flip-chip packages. Proper handling must be used to minimize mechanical artifacts and prevent damage to the bulk Si or dielectric layers. The methods category encompasses the process steps for rework and reball, including sample preparation, package removal from the board, solder removal from the package-side pads, and reball of the package. Prior to demount, the sample must be prepared by removing any heat spreaders, thermal grease, corner glue, or underfill. The package is then demounted from the PCB using either mechanical or thermal methods. Next, solder is removed from the package-side pads using solder wicking with a braided wire and solder tip, or using a no-contact vacuum scavenging technique. Lastly, the package is reballed using either a stencil, preform, or laser jetting method.
Materials—such as package type, PCB design, flux, underfill, and corner glue—also influence the rework and reball process yield. With higher board densities and package miniaturization, it becomes increasingly difficult to selectively heat and remove parts from a small footprint. Since WLPs do not possess a package substrate or solder mask, there is also an increased risk to damage the dielectric or even the metal redistribution layers.
Lastly, rework yield is impacted by the machines and tooling used to handle and process the package. Rework machines can vary greatly in cost and complexity—ranging from a hot air pencil and tweezers, to a fully automated rework station. Semi-automated and fully automated rework tools are expensive, but can greatly minimize the risk for thermal and mechanical artifacts. The latter is especially important for WLPs, as it is difficult to handle and secure the parts.
To read the full version of this article, which appeared in the September 2017 issue of SMT Magazine, click here.
Page 2 of 2Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
BGA Technology Expands Inspection Capabilities with Creative Electron TruView X-ray System
05/08/2026 | BGA TechnologyBGA Technology, a leading provider of advanced electronics testing and inspection services, has enhanced its inspection capabilities with the addition of a Creative Electron TruView™ Simplex X-ray system at its Holbrook, New York facility.
AQUANOX A4727 and A4625 Lead KYZEN Offerings at SMTA Oregon Expo and Tech Forum
05/06/2026 | KYZENKYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Oregon Expo and Tech Forum scheduled to take place Thursday, May 19 at the Wingspan Event and Conference Center in Hillsboro, Oregon.
Connect the Dots: Designing for the Future of Manufacturing Reality—Surface Finish
05/07/2026 | Matt Stevenson -- Column: Connect the DotsWhen designing the complex boards that many electronic devices require to operate, designers should consider manufacturability at every step. This is my last article focused on designing for the always-evolving manufacturing reality. Choosing the right surface finish has always been important. If you are creating intricate designs with a wide variety of components, like for an ultra-high density interconnect (UHDI) board, surface finish is a critical last step.
Indium to Showcase High-Performance AI Application Solutions at SEMICON SEA 2026
05/01/2026 | Indium CorporationAs a leading provider of advanced materials solutions for today’s demanding AI applications, Indium Corporation® will feature its high-reliability product portfolio at SEMICON SEA 2026, May 5-7, in Kuala Lumpur, Malaysia.
ACCM Unveils Negative and Near-zero CTE Materials for Large-Format AI Chips
04/21/2026 | Advanced Chip and Circuit MaterialsAdvanced Chip and Circuit Materials, Inc. (ACCM) has launched two new materials: Celeritas HM50, with a negative coefficient of thermal expansion (CTE) of -8 ppm/°C to offset the positive CTE and expansion of copper with temperature on circuit boards, and Celeritas HM001, with near-zero CTE and the low-loss performance needed for high-speed signal layers to 224 Gb/s and faster in artificial intelligence (AI) circuits.